ManishPatla / QuantumComputation_FPGAsLinks
Emulating Quantum Circuits on FPGAs
☆12Updated last year
Alternatives and similar repositories for QuantumComputation_FPGAs
Users that are interested in QuantumComputation_FPGAs are comparing it to the libraries listed below
Sorting:
- Logic synthesis and ABC based optimization☆49Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆93Updated 11 months ago
- ☆41Updated last year
- An overview of TL-Verilog resources and projects☆80Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆104Updated last year
- https://caravel-user-project.readthedocs.io☆213Updated 5 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Announcements related to Verilator☆39Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆49Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆45Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆128Updated 2 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆162Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆308Updated 5 months ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago