Alternatives and similar repositories for QuantumComputation_FPGAs

Users that are interested in QuantumComputation_FPGAs are comparing it to the libraries listed below

• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆50Updated 2 weeks ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆221Updated last year
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆201Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆181Updated this week
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆321Updated 2 weeks ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆209Updated last week
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆302Updated last month
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆224Updated 9 months ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆210Updated this week
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆193Updated 5 years ago
• ncsu-eda / FreePDK3
  ☆183Updated 4 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆108Updated 3 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated this week
• pulp-platform / svase
  ☆33Updated 11 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 8 months ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆171Updated 3 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆220Updated 9 months ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆369Updated 9 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆176Updated last year
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆114Updated 5 years ago
• The-OpenROAD-Project / asap7
  ☆217Updated 9 months ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆307Updated 2 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆123Updated this week
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated last year
• chipsalliance / ideas
  ☆21Updated last year
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆230Updated this week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆115Updated 4 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆243Updated 2 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆151Updated 6 years ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆81Updated 8 months ago