ManishPatla / QuantumComputation_FPGAsLinks
Emulating Quantum Circuits on FPGAs
☆12Updated last year
Alternatives and similar repositories for QuantumComputation_FPGAs
Users that are interested in QuantumComputation_FPGAs are comparing it to the libraries listed below
Sorting:
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆74Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- An overview of TL-Verilog resources and projects☆80Updated 2 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆83Updated 9 months ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆87Updated 3 months ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆102Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Open source process design kit for 28nm open process☆57Updated last year
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- RTL data structure☆51Updated last week
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- ☆42Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆79Updated last year