Emulating Quantum Circuits on FPGAs
☆29Nov 22, 2023Updated 2 years ago
Alternatives and similar repositories for QuantumComputation_FPGAs
Users that are interested in QuantumComputation_FPGAs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆21May 18, 2026Updated last week
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- ☆13Aug 4, 2022Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆19Jul 17, 2019Updated 6 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆17Jul 12, 2020Updated 5 years ago
- NVIDIA GPU Computing SDK 4.2.9. Fixing some stupid compilation bugs in the make files of the projects.☆18Jul 3, 2012Updated 13 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- GOST algorithms implementation for Linux Crypto subsystem☆14Jun 23, 2023Updated 2 years ago
- OSKM 开源知识地图 Knowledge Map of Open Source☆10Oct 10, 2023Updated 2 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Reinforcement learning notebooks☆10Apr 29, 2018Updated 8 years ago
- Simulation scripts used to create 3D MOSFET example used in: J. E. Sanchez and Q. Chen, "Element Edge Based Discretization for TCAD Devic…☆17Nov 17, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A frozen version of angr for the SAILR paper☆16Sep 4, 2024Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Julia中文社区报告：罗秀哲的开源工具箱☆12Dec 6, 2022Updated 3 years ago
- JuliaCN 2022 archived demo repo: How Julia beats MATLAB's C codes by 1000x☆10May 25, 2023Updated 3 years ago
- A series of mainstream machine learning algorithms implement on FPGA.☆14Sep 1, 2021Updated 4 years ago
- Every animated GIF on Wikipedia☆49Dec 29, 2013Updated 12 years ago
- ☆12Mar 15, 2017Updated 9 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 8 months ago
- ☆26Feb 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Ubuntu 20.04 Desktop Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆14Nov 27, 2021Updated 4 years ago
- Nova-based SHA256 benchmarks☆31Jun 7, 2025Updated 11 months ago
- Julia package to extend the conversion of Julia arrays to NumPy arrays☆15Jul 12, 2021Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆35May 17, 2022Updated 4 years ago
- This repo includes ChatGPT prompt curation to use ChatGPT better.☆13Feb 22, 2024Updated 2 years ago
- 🧠 Unlock your mind with Memory Palace: Explore AI-guided Memory Palaces to master the Loci method, generate vivid imagery, and enhance r…☆42Apr 30, 2026Updated 3 weeks ago
- Dehazing algorithm implemented on CUDA.☆10May 5, 2015Updated 11 years ago