arm-university / System-on-Chip-Design-with-Arm-Cortex-M-ProcessorsLinks
A reference book on System-on-Chip Design
☆29Updated last year
Alternatives and similar repositories for System-on-Chip-Design-with-Arm-Cortex-M-Processors
Users that are interested in System-on-Chip-Design-with-Arm-Cortex-M-Processors are comparing it to the libraries listed below
Sorting:
- ☆30Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- A textbook on system on chip design using Arm Cortex-A☆32Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- BlackParrot on Zynq☆41Updated 3 months ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- SoC design & prototyping☆13Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆60Updated last week
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- RISC-V Nox core☆62Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- ☆25Updated this week
- A demo system for Ibex including debug support and some peripherals☆67Updated 2 weeks ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Platform Level Interrupt Controller☆40Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year