MakarenaLabs / Common-PL-Devices-on-PYNQLinks
Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
☆36Updated 3 years ago
Alternatives and similar repositories for Common-PL-Devices-on-PYNQ
Users that are interested in Common-PL-Devices-on-PYNQ are comparing it to the libraries listed below
Sorting:
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated this week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 6 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- 10G Low Latency Ethernet☆54Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- ☆30Updated last year
- Vitis Model Composer Examples and Tutorials☆100Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- FPGA Design of a Neural Network for Color Detection☆76Updated 4 months ago
- Matrix Multiply and Accumulate unit written in System Verilog☆11Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆26Updated 3 years ago
- ☆27Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆34Updated 2 months ago