MakarenaLabs / Common-PL-Devices-on-PYNQLinks
Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
☆38Updated 4 years ago
Alternatives and similar repositories for Common-PL-Devices-on-PYNQ
Users that are interested in Common-PL-Devices-on-PYNQ are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- Verilog digital signal processing components☆155Updated 2 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆51Updated 8 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated last week
- ☆96Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- PYNQ support and examples for Kria SOMs☆112Updated last year
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆27Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆57Updated 2 years ago
- ☆23Updated 3 years ago
- Avnet Board Definition Files☆133Updated this week
- DPU on PYNQ☆227Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 8 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆156Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago