Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
☆38Jul 7, 2021Updated 4 years ago
Alternatives and similar repositories for Common-PL-Devices-on-PYNQ
Users that are interested in Common-PL-Devices-on-PYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆471Sep 10, 2024Updated last year
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆26Jul 30, 2020Updated 5 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- AMD University Program HLS tutorial☆125Oct 28, 2024Updated last year
- ☆30Mar 26, 2026Updated 3 weeks ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆35Nov 13, 2025Updated 5 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆52Mar 31, 2026Updated 2 weeks ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Apr 8, 2025Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Nov 23, 2021Updated 4 years ago
- Global Dark Mode for ALL apps on ANY platforms.☆19Oct 3, 2023Updated 2 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆77Jul 2, 2020Updated 5 years ago
- The FUZZY PID codes used for the SSL robots along with UART Communication on STM 32 Discovery Board☆14Oct 1, 2020Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆169Nov 12, 2025Updated 5 months ago
- Floquet simulations of quantum systems to identify nonlinear resonances☆28Oct 31, 2025Updated 5 months ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Sep 3, 2023Updated 2 years ago
- RISC-V Integration for PYNQ☆178Jul 12, 2019Updated 6 years ago
- ☆12Jan 8, 2025Updated last year
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 6 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32May 20, 2020Updated 5 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆202Apr 12, 2026Updated last week
- Smith-Waterman Acceleration on Intel’s FPGA with OpenCL for Long DNA Sequences☆18Jan 25, 2019Updated 7 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Nonlinear Inductive Network Analyzer☆19Nov 21, 2025Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16Aug 6, 2022Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆16Jun 23, 2020Updated 5 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- PTP grandmaster clock gateware running on the OCP-TAP Time Card and more. Aiming at a fully-open-source infrastructure!☆19Mar 14, 2026Updated last month
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- ☆27Jul 16, 2017Updated 8 years ago
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆18Oct 25, 2023Updated 2 years ago