Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
☆38Jul 7, 2021Updated 5 years ago
Alternatives and similar repositories for Common-PL-Devices-on-PYNQ
Users that are interested in Common-PL-Devices-on-PYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- ☆480Sep 10, 2024Updated last year
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 6 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 5 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A tensorflow implementation of the Forward-Forward Algorithm from NeurIPS '22.☆10May 10, 2023Updated 3 years ago
- "IoT Made Easy!" - Guided System Development to learn PIC32MZ W1 Family Device☆11Jul 21, 2023Updated 3 years ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆29Jul 30, 2020Updated 6 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆62Updated this week
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Personal portfolio☆13Updated this week
- AMD University Program HLS tutorial☆132Oct 28, 2024Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- ☆14Apr 8, 2025Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆78Jul 2, 2020Updated 6 years ago
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆13Mar 22, 2019Updated 7 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆173Nov 12, 2025Updated 9 months ago
- The FUZZY PID codes used for the SSL robots along with UART Communication on STM 32 Discovery Board☆14Oct 1, 2020Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Global Dark Mode for ALL apps on ANY platforms.☆19Oct 3, 2023Updated 2 years ago
- ☆17Jan 20, 2021Updated 5 years ago
- ☆14Sep 3, 2023Updated 3 years ago
- ☆12Jan 8, 2025Updated last year
- RISC-V Integration for PYNQ☆176Jul 12, 2019Updated 7 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 11 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 11 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 6 years ago
- Band Structure and Density of States computation of the Brillouin Zone.☆16Jul 20, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆14Jul 12, 2023Updated 3 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 7 years ago
- ☆19Aug 10, 2020Updated 6 years ago
- Small experimental Unity project: DXR + Spline☆14Sep 13, 2023Updated 2 years ago
- ☆27Jul 6, 2018Updated 8 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year