Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
☆38Jul 7, 2021Updated 5 years ago
Alternatives and similar repositories for Common-PL-Devices-on-PYNQ
Users that are interested in Common-PL-Devices-on-PYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- ☆479Sep 10, 2024Updated last year
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 4 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Jun 22, 2026Updated last month
- PYNQ Bootcamp 2019-2026 teaching materials.☆55Updated this week
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆61Updated this week
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 7 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- AMD University Program HLS tutorial☆130Oct 28, 2024Updated last year
- Smith-Waterman Acceleration on Intel’s FPGA with OpenCL for Long DNA Sequences☆19Jan 25, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Apr 8, 2025Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆78Jul 2, 2020Updated 6 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆172Nov 12, 2025Updated 8 months ago
- The FUZZY PID codes used for the SSL robots along with UART Communication on STM 32 Discovery Board☆14Oct 1, 2020Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆14Sep 3, 2023Updated 2 years ago
- ☆12Jan 8, 2025Updated last year
- RISC-V Integration for PYNQ☆176Jul 12, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Nonlinear Inductive Network Analyzer☆19Nov 21, 2025Updated 8 months ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 11 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 9 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 6 years ago
- ☆14Jul 12, 2023Updated 3 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago
- ☆27Jul 6, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- ☆16Aug 6, 2022Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆17Jun 23, 2020Updated 6 years ago
- Circuits and hardware security modules formally verified with Knox 🔐☆27Feb 1, 2025Updated last year
- Quantum optimal control based on dynamiqs, diffrax and JAX☆27Dec 6, 2025Updated 7 months ago
- ☆19Dec 18, 2024Updated last year