Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
☆38Jul 7, 2021Updated 4 years ago
Alternatives and similar repositories for Common-PL-Devices-on-PYNQ
Users that are interested in Common-PL-Devices-on-PYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- ☆472Sep 10, 2024Updated last year
- Initial implementation utilising AARNN principles☆10Feb 27, 2023Updated 3 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆27Jul 30, 2020Updated 5 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆54Dec 18, 2024Updated last year
- Personal portfolio☆13Apr 7, 2026Updated last month
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 5 years ago
- Code for "Lifting Monocular Events to 3D Human Poses" - CVPRw 2021☆17Aug 30, 2024Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆53Apr 22, 2026Updated 2 weeks ago
- ☆30Mar 26, 2026Updated last month
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Nov 23, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆13Mar 22, 2019Updated 7 years ago
- Repository for showcasing DevOps practices within microcontroller projects☆11Jan 1, 2026Updated 4 months ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆77Jul 2, 2020Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆169Nov 12, 2025Updated 5 months ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- ☆14Sep 3, 2023Updated 2 years ago
- RISC-V Integration for PYNQ☆178Jul 12, 2019Updated 6 years ago
- ☆15Jan 6, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Jul 12, 2023Updated 2 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 7 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32May 20, 2020Updated 5 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆203Apr 20, 2026Updated 2 weeks ago
- Smith-Waterman Acceleration on Intel’s FPGA with OpenCL for Long DNA Sequences☆18Jan 25, 2019Updated 7 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Circuits and hardware security modules formally verified with Knox 🔐☆27Feb 1, 2025Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆16Jun 23, 2020Updated 5 years ago
- Quantum optimal control based on dynamiqs, diffrax and JAX☆27Dec 6, 2025Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆26Jul 6, 2018Updated 7 years ago
- ☆27Jul 16, 2017Updated 8 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆18Oct 25, 2023Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- ☆19Dec 18, 2024Updated last year
- ⚠⚠ Integrated to https://github.com/ukonpower/ore-gl ⚠⚠☆12Jun 29, 2023Updated 2 years ago