Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
☆38Jul 7, 2021Updated 5 years ago
Alternatives and similar repositories for Common-PL-Devices-on-PYNQ
Users that are interested in Common-PL-Devices-on-PYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- ☆479Sep 10, 2024Updated last year
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆28Jul 30, 2020Updated 5 years ago
- ☆10Jun 22, 2026Updated 2 weeks ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PYNQ Bootcamp 2019-2024 teaching materials.☆56Dec 18, 2024Updated last year
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 7 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆23Feb 16, 2024Updated 2 years ago
- AMD University Program HLS tutorial☆129Oct 28, 2024Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆59Updated this week
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- ☆14Apr 8, 2025Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆13Mar 22, 2019Updated 7 years ago
- Repository for showcasing DevOps practices within microcontroller projects☆12May 16, 2026Updated last month
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆78Jul 2, 2020Updated 6 years ago
- The FUZZY PID codes used for the SSL robots along with UART Communication on STM 32 Discovery Board☆14Oct 1, 2020Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆172Nov 12, 2025Updated 7 months ago
- Floquet simulations of quantum systems to identify nonlinear resonances☆29Jun 16, 2026Updated 3 weeks ago
- ☆17Jan 20, 2021Updated 5 years ago
- RISC-V Integration for PYNQ☆177Jul 12, 2019Updated 6 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆14Jul 12, 2023Updated 2 years ago
- ☆11Dec 4, 2023Updated 2 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 9 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 6 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆216Updated this week
- Smith-Waterman Acceleration on Intel’s FPGA with OpenCL for Long DNA Sequences☆19Jan 25, 2019Updated 7 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- A python module aimed to aid the user with visual display of scientific numbers, i.e. significant figures, rounding, spacing, etc.☆12Nov 28, 2019Updated 6 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆17Jun 23, 2020Updated 6 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated 2 years ago
- Quantum optimal control based on dynamiqs, diffrax and JAX☆27Dec 6, 2025Updated 7 months ago
- ☆27Jul 6, 2018Updated 8 years ago
- ☆28Jul 16, 2017Updated 8 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆19Oct 25, 2023Updated 2 years ago