bunnie / netlist-checkerLinks
EDIF netlist checker tool
☆26Updated 2 years ago
Alternatives and similar repositories for netlist-checker
Users that are interested in netlist-checker are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆61Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Small footprint and configurable JESD204B core☆44Updated 4 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆84Updated 9 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- ☆20Updated 3 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated last week
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- ☆30Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated this week
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- sample VCD files☆37Updated this week
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- general-cores☆21Updated 2 months ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 4 months ago
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆32Updated 7 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- Python package for IBIS-AMI model development and testing☆30Updated 2 months ago
- ☆26Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week