bunnie / netlist-checker
EDIF netlist checker tool
☆25Updated 2 years ago
Alternatives and similar repositories for netlist-checker:
Users that are interested in netlist-checker are comparing it to the libraries listed below
- ☆30Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- Extensible FPGA control platform☆59Updated last year
- ☆17Updated 4 years ago
- Generic Logic Interfacing Project☆45Updated 4 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆31Updated 5 years ago
- Digital Circuit rendering engine☆38Updated last year
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- A c project for EDIF format parse.☆13Updated 8 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Updated 4 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆18Updated 3 months ago
- ☆18Updated 4 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- Chisel Examples for the iCESugar FPGA Board☆11Updated 3 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆21Updated this week
- Torc: Tools for Open Reconfigurable Computing☆38Updated 7 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆12Updated 2 weeks ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago