LeeWise9 / Using-Binarized-Neural-Network-to-Build-ModelsLinks
This project will explore how to build a binarized neural network. Take MNIST and traffic signs recognition for example. The code is based on keras and runs on GPU.
☆12Updated 5 years ago
Alternatives and similar repositories for Using-Binarized-Neural-Network-to-Build-Models
Users that are interested in Using-Binarized-Neural-Network-to-Build-Models are comparing it to the libraries listed below
Sorting:
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 5 years ago
- ☆26Updated 3 years ago
- HLS code for a BNN accelerator☆17Updated 7 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆36Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- ☆96Updated 5 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆29Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆47Updated 2 years ago
- ☆17Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆18Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- This is just for Takk_Zynq_Labs test.☆26Updated 3 years ago
- ☆62Updated 5 years ago
- ☆48Updated 7 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago