A robust, insanely fast and stupidly easy to use CLI tool for minimizing circuits via the Quine Mccluskey method.
☆36Nov 24, 2023Updated 2 years ago
Alternatives and similar repositories for QuineMcCluskey
Users that are interested in QuineMcCluskey are comparing it to the libraries listed below
Sorting:
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆52Jan 16, 2025Updated last year
- ☆23Aug 11, 2024Updated last year
- Modular Multi-ported SRAM-based Memory☆31Nov 8, 2024Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 8 months ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated 2 months ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- ☆11Jan 2, 2026Updated 2 months ago
- 🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplic…☆13Nov 14, 2025Updated 3 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A tool for formally verifying constant-time software against hardware 🕰️☆14Feb 1, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆15Updated this week
- ☆15Oct 7, 2021Updated 4 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Aug 14, 2025Updated 6 months ago
- SoC for muntjac☆13Jun 18, 2025Updated 8 months ago
- ☆11Mar 16, 2022Updated 3 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Jan 19, 2020Updated 6 years ago
- Hands-On Scala Programming [Video], published by Packt☆13Oct 31, 2022Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- Experimental roguelike: ASCII vs Pygame☆12Mar 19, 2024Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆15Jan 29, 2024Updated 2 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Nov 20, 2025Updated 3 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Library for causal and probabilistic inference in Julia☆12Feb 4, 2025Updated last year
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- The specification for the FIRRTL language☆63Updated this week
- convert kicad to openEMS☆19Apr 27, 2024Updated last year
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- Python implementation of directed graph hashing, from the paper "Directed Graph Hashing"☆16Feb 25, 2026Updated last week
- A base container image populated with the dependencies to build the RISC-V Documentation.☆19Mar 2, 2026Updated last week
- Unified RISC-V Access Platform project repository☆21Feb 25, 2026Updated last week
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year