lowRISC / ot-scaLinks
Side-channel analysis setup for OpenTitan
☆37Updated 3 months ago
Alternatives and similar repositories for ot-sca
Users that are interested in ot-sca are comparing it to the libraries listed below
Sorting:
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Updated last year
- HW Design Collateral for Caliptra RoT IP☆127Updated last week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 5 years ago
- ☆73Updated 3 weeks ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Updated 2 years ago
- IOPMP IP☆22Updated 6 months ago
- ☆24Updated 4 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- Hardware Design of Ascon☆37Updated 2 weeks ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆60Updated last month
- Extracts specified data from a VCD file into CSV form☆10Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 5 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Updated 2 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- ☆12Updated 9 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆78Updated 2 months ago
- ☆54Updated last year
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Updated 6 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated 2 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆31Updated 2 years ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆46Updated last month
- Open Source AES☆31Updated 4 months ago
- ☆13Updated 4 years ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆12Updated 2 years ago
- True Random Number Generator core implemented in Verilog.☆79Updated 5 years ago
- Repository to store all design and testbench files for Senior Design☆22Updated 5 years ago
- Side-Channel Analysis Library☆105Updated 5 months ago