lowRISC / ot-scaLinks
Side-channel analysis setup for OpenTitan
☆32Updated last month
Alternatives and similar repositories for ot-sca
Users that are interested in ot-sca are comparing it to the libraries listed below
Sorting:
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- ☆23Updated 5 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆25Updated last week
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆67Updated 2 months ago
- IOPMP IP☆18Updated 2 weeks ago
- Verilog Hardware Design of Ascon☆22Updated last week
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- ☆62Updated 3 weeks ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated this week
- Side-Channel Analysis Library☆90Updated 3 weeks ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Open Source AES☆31Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- ☆16Updated 2 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- ☆48Updated last year
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆42Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated 2 months ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆17Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ☆16Updated 6 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆38Updated 2 months ago