lowRISC / ot-sca
Side-channel analysis setup for OpenTitan
☆31Updated last week
Alternatives and similar repositories for ot-sca:
Users that are interested in ot-sca are comparing it to the libraries listed below
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 7 months ago
- HW Design Collateral for Caliptra RoT IP☆89Updated this week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆23Updated this week
- ☆60Updated 3 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last week
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆39Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆18Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆39Updated last week
- ☆22Updated 5 years ago
- Verilog Hardware Design of Ascon☆22Updated last week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆16Updated last month
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆37Updated this week
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆20Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ☆16Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- Open Source AES☆31Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆11Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- ☆33Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago