lowRISC / ot-scaLinks
Side-channel analysis setup for OpenTitan
☆37Updated last month
Alternatives and similar repositories for ot-sca
Users that are interested in ot-sca are comparing it to the libraries listed below
Sorting:
- HW Design Collateral for Caliptra RoT IP☆113Updated last week
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- IOPMP IP☆20Updated 3 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- ☆70Updated 5 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated this week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- Extracts specified data from a VCD file into CSV form☆10Updated 5 years ago
- ☆24Updated 3 weeks ago
- ☆11Updated 6 months ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Hardware Design of Ascon☆28Updated 3 weeks ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆37Updated 2 weeks ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆31Updated last week
- 4096bit RSA project, with verilog code, python test code, etc☆46Updated 6 years ago
- Open Source AES☆31Updated 3 weeks ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆46Updated 2 years ago
- Repository to store all design and testbench files for Senior Design☆20Updated 5 years ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆12Updated last year
- ☆52Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month