lowRISC / ot-sca
Side-channel analysis setup for OpenTitan
☆28Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for ot-sca
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- ☆21Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆75Updated this week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆14Updated 3 years ago
- An open-source deterministic fault attack simulator prototype☆50Updated 3 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆13Updated 5 months ago
- Side-Channel Analysis Library☆74Updated 2 months ago
- ☆45Updated 6 months ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆29Updated this week
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆29Updated 4 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆43Updated last year
- ☆15Updated 2 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆17Updated 5 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆24Updated last year
- ☆12Updated 2 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆20Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- ☆55Updated this week
- Secure AES128 Encryption Implementation for ATmega8515☆34Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆27Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆42Updated last month
- Verilog Hardware Design of Ascon v1.2☆19Updated last week
- Add support for reading and writing of trace set files (.trs) to Python☆22Updated 5 months ago
- ☆21Updated last month
- ☆12Updated 3 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated last year
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆32Updated this week