lowRISC / ot-scaLinks
Side-channel analysis setup for OpenTitan
☆34Updated 3 weeks ago
Alternatives and similar repositories for ot-sca
Users that are interested in ot-sca are comparing it to the libraries listed below
Sorting:
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- HW Design Collateral for Caliptra RoT IP☆96Updated this week
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆38Updated last week
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last month
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Hardware Design of Ascon☆23Updated this week
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆24Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- IOPMP IP☆18Updated last week
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆45Updated last week
- Side-Channel Analysis Library☆92Updated this week
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated this week
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆68Updated 3 months ago
- ☆23Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- ☆24Updated 8 months ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- ☆17Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆42Updated 2 years ago
- ☆63Updated last month
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…☆19Updated 3 months ago
- An open-source deterministic fault attack simulator prototype☆58Updated 4 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago