impedimentToProgress / A2
☆14Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for A2
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated last month
- COATCheck☆12Updated 6 years ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- ☆18Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆15Updated last year
- Security Test Benchmark for Computer Architectures☆19Updated this week
- Code repository for Coppelia tool☆20Updated 4 years ago
- ☆34Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- New Cache implementation using Gem5☆13Updated 10 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆29Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- ☆18Updated 9 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆98Updated 2 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆85Updated 3 years ago
- ☆77Updated last year
- ☆18Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆13Updated 2 weeks ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- PipeProof☆11Updated 4 years ago
- ☆21Updated 4 years ago
- SMT Attack☆18Updated 3 years ago
- HW interface for memory caches☆26Updated 4 years ago
- RTLCheck☆17Updated 6 years ago
- Project Repo for the Simulator Independent Coverage Research☆16Updated last year