impedimentToProgress / A2Links
☆14Updated 8 years ago
Alternatives and similar repositories for A2
Users that are interested in A2 are comparing it to the libraries listed below
Sorting:
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 6 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- COATCheck☆13Updated 6 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 3 years ago
- ☆25Updated 2 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- ☆87Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 8 months ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- SMT Attack☆21Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆79Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- ☆70Updated 5 months ago
- ☆19Updated last year
- ☆35Updated 4 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- Testing processors with Random Instruction Generation☆47Updated 2 weeks ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago