impedimentToProgress / A2Links
☆14Updated 8 years ago
Alternatives and similar repositories for A2
Users that are interested in A2 are comparing it to the libraries listed below
Sorting:
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 5 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆67Updated 6 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- ☆25Updated 2 years ago
- ☆34Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- COATCheck☆13Updated 7 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Updated 6 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- SMT Attack☆21Updated 4 years ago
- ☆13Updated 4 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆21Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Hardware implementation of ORAM☆24Updated 8 years ago
- ☆87Updated 2 years ago
- ☆26Updated 8 months ago
- Testing processors with Random Instruction Generation☆50Updated 2 weeks ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 6 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆74Updated last month
- Minimal RISC Extensions for Isolated Execution☆54Updated 6 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- ☆71Updated 3 weeks ago