0xADE1A1DE / CacheFX

Related projects: ⓘ

• FxPiGaAo / Hacky-Racer
  ☆15Updated 7 months ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• vusec / tlbdr
  ☆16Updated 2 years ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆11Updated 10 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆19Updated 4 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆57Updated 4 years ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆14Updated 3 months ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 3 years ago
• CMU-SAFARI / BEER
  BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…
  ☆17Updated 3 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆15Updated 2 months ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆13Updated 4 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated this week
• efeslab / dolma
  ☆11Updated 3 years ago
• compsec-snu / specdoctor
  ☆18Updated last year
• CMU-SAFARI / U-TRR
  Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…
  ☆13Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• facebookresearch / AutoCAT
  AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks
  ☆43Updated last year
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated last year
• flowyroll / uarchsec
  ☆43Updated 5 years ago
• googleinterns / hw-fuzzing
  ☆71Updated last year
• ctrippel / checkmate
  ☆34Updated 5 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆18Updated last month
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆13Updated 5 years ago
• amdprefetch / amd-prefetch-attacks
  ☆23Updated 7 months ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆26Updated last year
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆20Updated 3 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆27Updated 4 years ago
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 4 years ago