0xADE1A1DE / CacheFX
☆9Updated 2 years ago
Alternatives and similar repositories for CacheFX:
Users that are interested in CacheFX are comparing it to the libraries listed below
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆12Updated last year
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆14Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- HW interface for memory caches☆26Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- ☆23Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- Reload+Refresh PoC☆14Updated 5 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆16Updated 5 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- ☆35Updated 4 years ago
- ☆17Updated 2 years ago
- ☆43Updated 6 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated last month
- ☆23Updated last year
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆44Updated last year
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆50Updated 5 years ago
- ☆18Updated 6 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆61Updated 2 weeks ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago