YoWASP / vscodeLinks
YoWASP toolchain for Visual Studio Code
☆20Updated last month
Alternatives and similar repositories for vscode
Users that are interested in vscode are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- 16 bit RISC-V proof of concept☆24Updated 11 months ago
- Exploring gate level simulation☆58Updated 4 months ago
- Soft USB for LiteX☆50Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆71Updated last month
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 9 months ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 4 months ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆45Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 3 weeks ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Doom classic port to lightweight RISC‑V☆94Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆31Updated last year
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆34Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated this week