YoWASP / vscodeLinks
YoWASP toolchain for Visual Studio Code
☆19Updated 4 months ago
Alternatives and similar repositories for vscode
Users that are interested in vscode are comparing it to the libraries listed below
Sorting:
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆15Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- An FPGA reverse engineering and documentation project☆47Updated this week
- Exploring gate level simulation☆58Updated last month
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated this week
- RISC-V RV32E core designed for minimal area☆16Updated 6 months ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated last month
- 16 bit RISC-V proof of concept☆24Updated 8 months ago
- ☆16Updated 3 weeks ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆14Updated 2 weeks ago
- A design for TinyTapeout☆16Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- ☆13Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 6 months ago