YoWASP / vscodeLinks
YoWASP toolchain for Visual Studio Code
☆24Updated 3 weeks ago
Alternatives and similar repositories for vscode
Users that are interested in vscode are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- 16 bit RISC-V proof of concept☆24Updated 2 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Updated 3 months ago
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆38Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- Exploring gate level simulation☆59Updated 7 months ago
- Soft USB for LiteX☆50Updated 2 months ago
- A SoC for DOOM☆19Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆58Updated 5 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 3 months ago
- Graphics demos☆112Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- Submission template for TT02☆25Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated last week
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Updated last month
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 8 months ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- A Full Hardware Real-Time Ray-Tracer☆111Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago