Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not currently functional. The goal is to push developments to upstream TCC once they are working.
☆78Jan 1, 2026Updated 9 months ago
Alternatives and similar repositories for tcc-riscv32
Users that are interested in tcc-riscv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Feb 10, 2025Updated last year
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆56Feb 11, 2024Updated 2 years ago
- Zero-dependency single-file C header for VPX coding, a form of Arithmetic coding.☆20Sep 25, 2026Updated 3 weeks ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Kuchen Computer☆23Jun 26, 2024Updated 2 years ago
- A fork of chibicc ported to RISC-V assembly.☆46May 19, 2022Updated 4 years ago
- xinu68k: Xinu for the Motorola MECB, AT&T PC 7300, AT&T UNIX PC, AT&T/Olivetti 3B1, Convergent Technologies S/50, and Sun Microsystems Su…☆18Mar 10, 2022Updated 4 years ago
- A modified version of 8bitbubsy's playptmod, a C-based player for ProTracker MOD files, which was modeled after all the behavior that cou…☆12Jun 1, 2019Updated 7 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆178Mar 22, 2025Updated last year
- emulating the 68katy by BMoW using Musashi☆14Jun 11, 2023Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆63Nov 24, 2020Updated 5 years ago
- A Motorola 68K simulator based on Musashi-master 68K simulator.☆17Nov 18, 2023Updated 2 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Oct 19, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux on a $0.15 RISC-V microcontroller☆287Aug 27, 2025Updated last year
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- ☆31Feb 1, 2023Updated 3 years ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆67May 16, 2026Updated 5 months ago
- A very simple non-linear time-domain circuit simulator using multidimensional newton's method to solve kirchoff's current law☆15Jan 19, 2023Updated 3 years ago
- Port of MIT's xv6 OS to 32 bit RISC V☆44Jun 13, 2022Updated 4 years ago
- Small microcoded 68000 verilog softcore☆64Oct 30, 2018Updated 7 years ago
- a tiny configurable assembler for Verilog projects☆11Oct 7, 2026Updated last week
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python library for manipulating chiptune tracker formats. (HEAVILY WIP, only supports Furnace)☆15Aug 4, 2024Updated 2 years ago
- CH32V003 RISC-V Pure Software USB Controller☆728Sep 14, 2026Updated last month
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- BillBe is an (incomplete) Hobbit BeBox emulator.☆13Sep 18, 2017Updated 9 years ago
- ☆10May 21, 2022Updated 4 years ago
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆16Jul 21, 2026Updated 2 months ago
- Userspace Tos (and MiNT) emulator for Linux.☆11Feb 17, 2026Updated 8 months ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- AncientXinu: Early Xinu / Xinu68k releases☆18May 1, 2022Updated 4 years ago
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- ☆11Jul 12, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Sep 26, 2022Updated 4 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago