sellicott / tcc-riscv32Links
Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not currently functional. The goal is to push developments to upstream TCC once they are working.
☆69Updated this week
Alternatives and similar repositories for tcc-riscv32
Users that are interested in tcc-riscv32 are comparing it to the libraries listed below
Sorting:
- Standalone C compiler for RISC-V and ARM☆86Updated last year
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆44Updated last year
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆27Updated last year
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- ☆41Updated last year
- 16 bit RISC-V proof of concept☆24Updated 8 months ago
- RISC-V machine code monitor☆40Updated this week
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆14Updated 2 weeks ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- ☆15Updated 2 weeks ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆50Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Simple risc-v emulator, able to run linux, written in C.☆142Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- Very basic real time operating system for embedded systems...☆16Updated 4 years ago
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆26Updated this week
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 3 years ago
- Single-file-header, stripped-down version of the heatshrink decompression algorithm.☆25Updated 11 months ago
- Minimal implementation of Raybox HDL ray caster concept☆25Updated 3 weeks ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- BtSR1 and BJX2 ISA / CPU Architecture☆27Updated 3 weeks ago
- Doom classic port to lightweight RISC‑V☆93Updated 2 years ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆53Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- Graphics demos☆110Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago