sellicott / tcc-riscv32Links
Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not currently functional. The goal is to push developments to upstream TCC once they are working.
☆70Updated last month
Alternatives and similar repositories for tcc-riscv32
Users that are interested in tcc-riscv32 are comparing it to the libraries listed below
Sorting:
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Standalone C compiler for RISC-V and ARM☆88Updated last year
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 2 months ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆53Updated 2 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.☆69Updated 6 years ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆49Updated 3 weeks ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆45Updated last year
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated 2 months ago
- Doom classic port to lightweight RISC‑V☆94Updated 3 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 3 years ago
- Soft USB for LiteX☆50Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Simple risc-v emulator, able to run linux, written in C.☆143Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆128Updated 11 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- 16 bit RISC-V proof of concept☆24Updated 11 months ago
- Graphics demos☆110Updated last year
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- OpenGL 1.x implementation for FPGAs☆95Updated last week
- Tiny programs from various sources, for testing softcores☆120Updated last week
- Exploring gate level simulation☆58Updated 3 months ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 9 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆57Updated 2 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year