sellicott / tcc-riscv32
Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not currently functional. The goal is to push developments to upstream TCC once they are working.
☆64Updated last year
Alternatives and similar repositories for tcc-riscv32:
Users that are interested in tcc-riscv32 are comparing it to the libraries listed below
- ☆39Updated last year
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆38Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆26Updated this week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 2 months ago
- Simulation in Logisim-Evolution HC☆34Updated 3 years ago
- 16 bit RISC-V proof of concept☆21Updated 5 months ago
- Apache NuttX RTOS for Pine64 Ox64 64-bit RISC-V SBC (BouffaloLab BL808)☆40Updated this week
- ☆16Updated last week
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Updated 9 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Mostly AVR compatible FPGA soft-core☆27Updated 3 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- TinyGPUs, making graphics hardware for 1990s games☆104Updated last month
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Simple risc-v emulator, able to run linux, written in C.☆138Updated 10 months ago
- Doom classic port to lightweight RISC‑V☆87Updated 2 years ago
- Standalone C compiler for RISC-V and ARM☆80Updated 9 months ago
- Hardware design files in Autodesk Eagle☆23Updated 3 years ago
- Very basic real time operating system for embedded systems...☆16Updated 4 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 5 months ago
- BtSR1 and BJX2 ISA / CPU Architecture☆24Updated this week
- Graphics demos☆102Updated 10 months ago
- YoWASP toolchain for Visual Studio Code☆18Updated last month
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Updated last year