sellicott / tcc-riscv32

Related projects ⓘ

Alternatives and complementary repositories for tcc-riscv32

• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆32Updated 8 months ago
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆23Updated this week
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆72Updated 6 months ago
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆25Updated 2 years ago
• CaiB / CH32V003-Architecture-Exploration
  ☆13Updated last year
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆59Updated last week
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆24Updated 6 months ago
• b-dmitry1 / V188
  FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)
  ☆21Updated 2 years ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆80Updated 2 years ago
• krakenlake / vmon
  RISC-V machine code monitor
  ☆32Updated 2 months ago
• ultraembedded / fat_io_lib
  Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.
  ☆63Updated 5 years ago
• Mecrisp / Nandland-RISC-V
  RISC-V Playground on Nandland Go
  ☆14Updated last year
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆47Updated last week
• popovicu / linux-no-mmu-userspace-example
  ☆39Updated last year
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆35Updated 3 years ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆48Updated last year
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆36Updated last year
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆41Updated last year
• espressif / xtensa-isa-doc
  ☆51Updated 3 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆48Updated 3 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆134Updated 6 months ago
• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆33Updated 3 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• osresearch / risc8
  Mostly AVR compatible FPGA soft-core
  ☆25Updated 3 years ago
• rtfb / riscv-hobby-os
  ☆27Updated 4 months ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆96Updated last year
• HPCguy / Squint
  Squint: A peephole optimizer for stack VM compilers
  ☆25Updated last month
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆42Updated last year
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆95Updated 8 months ago
• darklife / udarkrisc
  u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
  ☆13Updated last year