sellicott / tcc-riscv32Links
Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not currently functional. The goal is to push developments to upstream TCC once they are working.
☆72Updated 2 weeks ago
Alternatives and similar repositories for tcc-riscv32
Users that are interested in tcc-riscv32 are comparing it to the libraries listed below
Sorting:
- Standalone C compiler for RISC-V and ARM☆92Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆130Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆63Updated 4 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.☆71Updated 6 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 3 months ago
- Graphics demos☆111Updated last year
- Simple risc-v emulator, able to run linux, written in C.☆142Updated last year
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆54Updated 2 years ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆53Updated 2 months ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Doom classic port to lightweight RISC‑V☆97Updated 3 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- Soft USB for LiteX☆50Updated 2 years ago
- ☆42Updated last year
- OpenGL 1.x implementation for FPGAs☆100Updated this week
- 16 bit RISC-V proof of concept☆24Updated last year
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆31Updated this week
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆47Updated last year
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆57Updated 2 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Updated last year
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆106Updated 2 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆36Updated 4 years ago
- Tiny programs from various sources, for testing softcores☆128Updated last month
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year