sellicott / tcc-riscv32Links
Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not currently functional. The goal is to push developments to upstream TCC once they are working.
☆72Updated last month
Alternatives and similar repositories for tcc-riscv32
Users that are interested in tcc-riscv32 are comparing it to the libraries listed below
Sorting:
- Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.☆73Updated 6 years ago
- Standalone C compiler for RISC-V and ARM☆92Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 3 weeks ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- Simple risc-v emulator, able to run linux, written in C.☆143Updated last year
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆54Updated 2 months ago
- 16 bit RISC-V proof of concept☆24Updated 2 weeks ago
- Doom classic port to lightweight RISC‑V☆98Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆130Updated last year
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 4 months ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 3 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- ☆53Updated 8 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆36Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 11 months ago
- Very small self-compiling cross compiler for a subset of C☆13Updated this week
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Updated last year
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆54Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 4 years ago
- Small Device C Compiler☆58Updated 4 months ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆55Updated last year
- Exploring gate level simulation☆58Updated 6 months ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆48Updated last year
- ☆43Updated 2 years ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆21Updated 5 months ago
- Squint: A peephole optimizer for stack VM compilers☆33Updated last week
- Graphics demos☆112Updated last year