Alternatives and similar repositories for lfsr-vhdl

Users that are interested in lfsr-vhdl are comparing it to the libraries listed below

• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆134Updated last year
• turbo9team / turbo9
  Turbo9 - Pipelined 6809 Microprocessor IP
  ☆160Updated 3 weeks ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆47Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆59Updated 5 years ago
• AndresNavarro82 / vt52-fpga
  ☆96Updated 4 years ago
• krakenlake / vmon
  Tiny RISC-V machine code monitor written in RISC-V assembly.
  ☆55Updated 3 weeks ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆69Updated 3 weeks ago
• projf / isle
  Isle FPGA Computer
  ☆59Updated last week
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆77Updated last year
• aw / fiveforths
  32-bit RISC-V Forth for microcontrollers
  ☆86Updated 10 months ago
• hutch31 / tv80
  TV80 Z80-compatible microprocessor
  ☆54Updated 5 years ago
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆56Updated last year
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 3 weeks ago
• mikeakohn / w65c832
  W65C832 (32 bit 6502) in an FPGA.
  ☆66Updated 3 months ago
• jamesbowman / j1
  The J1 CPU
  ☆171Updated 5 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated last week
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 months ago
• nand2mario / 486tang
  80486 on the Sipeed Tang Console 138K FPGA
  ☆94Updated 3 weeks ago
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆76Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆307Updated last year
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆83Updated last year
• tomverbeure / panologic
  PanoLogic Zero Client G1 reverse engineering info
  ☆75Updated last year
• Mecrisp / Nandland-RISC-V
  RISC-V Playground on Nandland Go
  ☆16Updated 2 years ago
• cpldcpu / PCBFlow
  VHDL to Discrete Logic on PCB Flow
  ☆124Updated 11 months ago
• theandrew168 / derzforth
  Bare-metal Forth implementation for RISC-V
  ☆59Updated last year
• OLIMEX / GateMateA1-EVB
  Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040
  ☆35Updated 3 weeks ago
• SubProto / icestick-vga-test
  Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools
  ☆21Updated 9 years ago
• fredrequin / fpga_1943
  Verilog re-implementation of the famous CAPCOM arcade game
  ☆29Updated 6 years ago