howerj / lfsr-vhdlLinks
An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
☆52Updated 3 months ago
Alternatives and similar repositories for lfsr-vhdl
Users that are interested in lfsr-vhdl are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆129Updated last year
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated last month
- Sol-1: A CPU/Computer System made from 74 series logic.☆76Updated last month
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆44Updated last year
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆53Updated last month
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- ☆96Updated 4 years ago
- WIP 100BASE-TX PHY☆76Updated 9 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆72Updated this week
- Playground for VGA projects on Tiny Tapeout☆65Updated 3 weeks ago
- W65C832 (32 bit 6502) in an FPGA.☆57Updated 2 weeks ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- TV80 Z80-compatible microprocessor☆53Updated 5 years ago
- 32-bit RISC-V Forth for microcontrollers☆83Updated 7 months ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year
- ☆69Updated 2 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 9 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 3 months ago
- The J1 CPU☆171Updated 4 years ago
- VHDL to Discrete Logic on PCB Flow☆122Updated 8 months ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- A design for TinyTapeout☆16Updated 2 years ago
- Version 2 of my Crazy Small CPU☆71Updated 6 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆68Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆75Updated 11 months ago