howerj / lfsr-vhdlLinks
An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
☆49Updated 3 weeks ago
Alternatives and similar repositories for lfsr-vhdl
Users that are interested in lfsr-vhdl are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆127Updated 9 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated 8 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 6 months ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆42Updated last week
- Playground for VGA projects on Tiny Tapeout☆63Updated 3 months ago
- WIP 100BASE-TX PHY☆76Updated 6 months ago
- 32-bit RISC-V Forth for microcontrollers☆77Updated 4 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- TV80 Z80-compatible microprocessor☆52Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- ☆96Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A design for TinyTapeout☆16Updated 2 years ago
- Sol-1: A CPU/Computer System made from 74 series logic.☆75Updated this week
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆15Updated 11 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 8 years ago
- W65C832 (32 bit 6502) in an FPGA.☆22Updated this week
- Miscellaneous ULX3S examples (advanced)☆78Updated last week
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆41Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆58Updated last week
- ☆13Updated 3 years ago
- FPGA Odysseus with ULX3S☆65Updated last year
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆36Updated 7 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Example projects/code for the OrangeCrab☆106Updated last year
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 8 years ago