howerj / lfsr-vhdlLinks
An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
☆49Updated 2 weeks ago
Alternatives and similar repositories for lfsr-vhdl
Users that are interested in lfsr-vhdl are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆127Updated 9 months ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated 8 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- Playground for VGA projects on Tiny Tapeout☆63Updated 3 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 6 months ago
- 32-bit RISC-V Forth for microcontrollers☆77Updated 4 months ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆42Updated last week
- WIP 100BASE-TX PHY☆76Updated 6 months ago
- Sol-1: A CPU/Computer System made from 74 series logic.☆75Updated last week
- ☆67Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆41Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆58Updated last week
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- TV80 Z80-compatible microprocessor☆52Updated 5 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆42Updated last month
- ☆96Updated 4 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆51Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A design for TinyTapeout☆16Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- ☆13Updated 3 years ago
- FPGA Odysseus with ULX3S☆65Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
- W65C832 (32 bit 6502) in an FPGA.☆22Updated this week
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆33Updated 11 months ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 8 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago