howerj / lfsr-vhdlLinks
An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
☆53Updated 6 months ago
Alternatives and similar repositories for lfsr-vhdl
Users that are interested in lfsr-vhdl are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆133Updated last year
- Turbo9 - Pipelined 6809 Microprocessor IP☆160Updated this week
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆46Updated last year
- ☆96Updated 4 years ago
- 32-bit RISC-V Forth for microcontrollers☆86Updated 9 months ago
- Sol-1: A CPU/Computer System made from 74 series logic.☆80Updated 2 weeks ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆55Updated last week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- The J1 CPU☆172Updated 5 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆56Updated 5 years ago
- TV80 Z80-compatible microprocessor☆53Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- W65C832 (32 bit 6502) in an FPGA.☆65Updated 3 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Updated 2 months ago
- Playground for VGA projects on Tiny Tapeout☆66Updated 3 weeks ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- Minimal assembler and ecosystem for bare-metal RISC-V development☆56Updated last year
- Very small self-compiling cross compiler for a subset of C☆13Updated last month
- Bare-metal Forth implementation for RISC-V☆59Updated last year
- Efficient implementations of the transcendental functions☆27Updated 9 years ago
- WIP 100BASE-TX PHY☆76Updated last year
- A design for TinyTapeout☆18Updated 3 years ago
- 80486 on the Sipeed Tang Console 138K FPGA☆87Updated 2 months ago
- ☆69Updated 2 years ago
- Soft USB for LiteX☆50Updated 2 months ago
- VHDL to Discrete Logic on PCB Flow☆123Updated 10 months ago
- Example projects/code for the OrangeCrab☆107Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆305Updated last year
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year