coruus / canright-aes-sboxes
David Canright's tiny AES S-boxes
☆23Updated 10 years ago
Alternatives and similar repositories for canright-aes-sboxes:
Users that are interested in canright-aes-sboxes are comparing it to the libraries listed below
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 6 months ago
- Side-channel analysis setup for OpenTitan☆31Updated 3 weeks ago
- Verilog Hardware Design of Ascon☆20Updated last month
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- HW Design Collateral for Caliptra RoT IP☆87Updated this week
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆52Updated this week
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆21Updated this week
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 4 months ago
- SMT Attack☆21Updated 4 years ago
- ☆60Updated 2 months ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆12Updated 6 months ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 2 weeks ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆51Updated 2 years ago
- ☆21Updated 5 years ago
- Side-Channel Analysis Library☆84Updated this week
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆32Updated 3 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- processor for post-quantum cryptography☆15Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆61Updated 3 weeks ago
- A demo system for Ibex including debug support and some peripherals☆63Updated 3 weeks ago
- ☆79Updated last year
- ☆10Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago