coruus / canright-aes-sboxesLinks
David Canright's tiny AES S-boxes
☆28Updated 10 years ago
Alternatives and similar repositories for canright-aes-sboxes
Users that are interested in canright-aes-sboxes are comparing it to the libraries listed below
Sorting:
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆33Updated this week
- Hardware Design of Ascon☆23Updated 2 weeks ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆55Updated last month
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- ☆64Updated 3 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆376Updated 4 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 8 months ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆103Updated this week
- Side-channel analysis setup for OpenTitan☆35Updated 2 weeks ago
- ☆81Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 10 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆60Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆183Updated 3 months ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆40Updated this week
- ☆21Updated last year
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆71Updated last month
- processor for post-quantum cryptography☆16Updated 5 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated last week
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated 10 months ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆35Updated last year
- SMT Attack☆21Updated 4 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆59Updated 4 years ago