coruus / canright-aes-sboxes
David Canright's tiny AES S-boxes
☆22Updated 10 years ago
Alternatives and similar repositories for canright-aes-sboxes:
Users that are interested in canright-aes-sboxes are comparing it to the libraries listed below
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 4 months ago
- Verilog Hardware Design of Ascon v1.2☆20Updated last month
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 2 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- ☆18Updated 6 months ago
- HW Design Collateral for Caliptra RoT IP☆82Updated this week
- Side-channel analysis setup for OpenTitan☆29Updated 2 weeks ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆45Updated last week
- VexRiscv reference platforms for the pqriscv project☆15Updated 10 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆49Updated 2 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- ☆59Updated this week
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆28Updated 3 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆14Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- SILVER - Statistical Independence and Leakage Verification☆13Updated 2 years ago
- ☆14Updated last month
- ☆77Updated 11 months ago
- True Random Number Generator core implemented in Verilog.☆72Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- ☆47Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆61Updated 5 months ago
- SMT Attack☆20Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆28Updated 11 months ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆14Updated last year