coruus / canright-aes-sboxesLinks
David Canright's tiny AES S-boxes
☆28Updated 11 years ago
Alternatives and similar repositories for canright-aes-sboxes
Users that are interested in canright-aes-sboxes are comparing it to the libraries listed below
Sorting:
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆27Updated 2 years ago
- Hardware Design of Ascon☆25Updated 2 weeks ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated 3 weeks ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆34Updated this week
- Side-channel analysis setup for OpenTitan☆37Updated this week
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆111Updated this week
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆386Updated 5 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆62Updated 2 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 3 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated 11 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 9 months ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated 2 weeks ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- ☆70Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 2 months ago
- ☆21Updated last year
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆196Updated this week
- ☆80Updated last year
- ☆59Updated 4 years ago
- RISC-V Formal Verification Framework☆150Updated this week
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- SMT Attack☆21Updated 4 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last month
- Side-Channel Analysis Library☆97Updated 3 weeks ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated this week
- RISC-V Torture Test☆197Updated last year