coruus / canright-aes-sboxesLinks
David Canright's tiny AES S-boxes
☆24Updated 10 years ago
Alternatives and similar repositories for canright-aes-sboxes
Users that are interested in canright-aes-sboxes are comparing it to the libraries listed below
Sorting:
- Verilog Hardware Design of Ascon☆22Updated last week
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago
- ☆81Updated last year
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- ☆21Updated 11 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 2 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated 8 months ago
- ☆55Updated 4 years ago
- VHDL Implementation of AES Algorithm☆81Updated 3 years ago
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- ☆14Updated last year
- FIPS 202 compliant SHA-3 core in Verilog☆20Updated 4 years ago
- ☆62Updated 3 weeks ago
- Hardware implementation of Saber☆8Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Side-channel analysis setup for OpenTitan☆33Updated last week