coruus / canright-aes-sboxes
David Canright's tiny AES S-boxes
☆24Updated 10 years ago
Alternatives and similar repositories for canright-aes-sboxes:
Users that are interested in canright-aes-sboxes are comparing it to the libraries listed below
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 7 months ago
- Verilog Hardware Design of Ascon☆22Updated last week
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last week
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 5 months ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- HW Design Collateral for Caliptra RoT IP☆90Updated last week
- Side-channel analysis setup for OpenTitan☆31Updated last week
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- ☆80Updated last year
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆23Updated last week
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆33Updated 3 years ago
- ☆21Updated 10 months ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated last month
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- SMT Attack☆21Updated 4 years ago
- VHDL Implementation of AES Algorithm☆78Updated 3 years ago
- processor for post-quantum cryptography☆15Updated 5 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆11Updated last month
- CVA6 SDK containing RISC-V tools and Buildroot☆65Updated 10 months ago
- ☆60Updated 3 months ago
- ☆15Updated 5 months ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- A demo system for Ibex including debug support and some peripherals☆63Updated last week