rprimas / ascon-verilog
Verilog Hardware Design of Ascon
☆22Updated last week
Alternatives and similar repositories for ascon-verilog:
Users that are interested in ascon-verilog are comparing it to the libraries listed below
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 6 months ago
- Side-channel analysis setup for OpenTitan☆31Updated last month
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 3 weeks ago
- David Canright's tiny AES S-boxes☆23Updated 10 years ago
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆15Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆21Updated this week
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆33Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆14Updated 7 years ago
- ☆21Updated 9 months ago
- ☆22Updated 5 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆38Updated 3 weeks ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 4 months ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆52Updated last week
- ☆15Updated 4 months ago
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 4 years ago
- Side-Channel Analysis Library☆84Updated last week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Updated last year
- ☆48Updated 11 months ago
- ☆49Updated 4 years ago
- Hardware implementation of Saber☆8Updated 4 years ago