rprimas / ascon-verilog
Verilog Hardware Design of Ascon
☆20Updated 2 weeks ago
Alternatives and similar repositories for ascon-verilog:
Users that are interested in ascon-verilog are comparing it to the libraries listed below
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- Side-channel analysis setup for OpenTitan☆30Updated last month
- VexRiscv reference platforms for the pqriscv project☆15Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆35Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 5 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆47Updated this week
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- David Canright's tiny AES S-boxes☆22Updated 10 years ago
- ☆60Updated last month
- ☆20Updated 8 months ago
- HW Design Collateral for Caliptra RoT IP☆84Updated this week
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆50Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆33Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆36Updated this week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 7 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆13Updated last month
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆15Updated 2 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆64Updated 6 months ago
- Side-Channel Analysis Library☆78Updated last week
- SHA3 (KECCAK)☆17Updated 10 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆30Updated last year
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆28Updated 3 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- ☆21Updated 5 years ago