rprimas / ascon-verilogLinks
Hardware Design of Ascon
☆23Updated last month
Alternatives and similar repositories for ascon-verilog
Users that are interested in ascon-verilog are comparing it to the libraries listed below
Sorting:
- Side-channel analysis setup for OpenTitan☆35Updated last month
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆27Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆18Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 11 months ago
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- Side-Channel Analysis Library☆96Updated last month
- ☆64Updated 3 months ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆41Updated last month
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆33Updated this week
- HW Design Collateral for Caliptra RoT IP☆110Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆55Updated last month
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 5 months ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆40Updated 2 weeks ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 months ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆32Updated last year
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 9 months ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆46Updated 2 years ago
- Open Source AES☆31Updated last year
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆49Updated 6 years ago