Hardware Design of Ascon
☆48Sep 17, 2026Updated last week
Alternatives and similar repositories for ascon-verilog
Users that are interested in ascon-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆36Aug 29, 2023Updated 3 years ago
- Masked Ascon Software Implementations☆15May 3, 2022Updated 4 years ago
- ☆14Apr 3, 2026Updated 5 months ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆21Feb 22, 2023Updated 3 years ago
- DenseQMC: A bit-slice implementation of the Quine-McCluskey algorithm☆16Dec 30, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Beta Version of Cryptographic Fault Diagnosis Tool (VerFI)☆13Nov 6, 2020Updated 5 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- A simpler alternative to the Noise protocol framework.☆25Jan 6, 2021Updated 5 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆22Dec 17, 2025Updated 9 months ago
- RPerf: Accurate latency measurement framework for RDMA☆15Apr 14, 2026Updated 5 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- ISO 26262 notes☆23Jun 29, 2020Updated 6 years ago
- Tiny Tapeout GDS Online Viewer☆25Mar 16, 2026Updated 6 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- CHES 2022 White-box Cryptography Tutorial☆21Nov 18, 2022Updated 3 years ago
- A White-Box Masking Scheme Against Computational and Algebraic Attacks☆13Jan 6, 2021Updated 5 years ago
- You rule, a memory scanner tool for Windows☆14Jan 20, 2023Updated 3 years ago
- NTS proof of concept in Python☆10Jan 1, 2023Updated 3 years ago
- Deep Learning-based Framework for Side-Channel Analysis☆42Apr 22, 2022Updated 4 years ago
- ☆11May 16, 2026Updated 4 months ago
- A white-box Speck implementation using self-equivalence encodings☆13Jun 25, 2022Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- A FPGA implementation of the NTP and NTS protocols☆69May 31, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ⏱ A CPU Scheduling Machine☆15May 18, 2020Updated 6 years ago
- Software optimized implementations of GIFT and GIFT-COFB☆20Mar 29, 2022Updated 4 years ago
- Tool to automatically search for linear characteristics☆39Jan 27, 2016Updated 10 years ago
- Open Source AES☆31Oct 6, 2025Updated 11 months ago
- Remove upvote and comment counts from Hacker News.☆16Jul 15, 2020Updated 6 years ago
- 芯片梯度划分策略☆12Aug 31, 2023Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 3 years ago
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 10 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 3 years ago
- Side-Channel Analysis Library☆120Apr 10, 2026Updated 5 months ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆54Sep 4, 2026Updated 3 weeks ago