rprimas / ascon-verilog
Verilog Hardware Design of Ascon
☆20Updated last month
Alternatives and similar repositories for ascon-verilog:
Users that are interested in ascon-verilog are comparing it to the libraries listed below
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 5 months ago
- Side-channel analysis setup for OpenTitan☆30Updated last week
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆35Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆30Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆14Updated 7 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆49Updated this week
- ☆21Updated 8 months ago
- ☆61Updated last month
- David Canright's tiny AES S-boxes☆23Updated 10 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆15Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆49Updated 2 years ago
- HW Design Collateral for Caliptra RoT IP☆84Updated this week
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 3 months ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆65Updated 6 months ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆36Updated this week
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- ☆21Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- processor for post-quantum cryptography☆15Updated 4 years ago
- ☆31Updated 7 months ago