rprimas / ascon-verilogLinks
Hardware Design of Ascon
☆23Updated this week
Alternatives and similar repositories for ascon-verilog
Users that are interested in ascon-verilog are comparing it to the libraries listed below
Sorting:
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 2 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- ☆21Updated 11 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last month
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- Side-channel analysis setup for OpenTitan☆34Updated 3 weeks ago
- David Canright's tiny AES S-boxes☆24Updated 10 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- HW Design Collateral for Caliptra RoT IP☆96Updated this week
- ☆23Updated 5 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆56Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- Side-Channel Analysis Library☆92Updated this week
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated 9 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆13Updated this week
- ☆56Updated 4 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 3 years ago
- ☆15Updated 2 weeks ago
- Masked Hardware AES with HPC☆13Updated 8 months ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated last week
- ☆63Updated last month