rprimas / ascon-verilog
Verilog Hardware Design of Ascon
☆22Updated 2 weeks ago
Alternatives and similar repositories for ascon-verilog
Users that are interested in ascon-verilog are comparing it to the libraries listed below
Sorting:
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 7 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆31Updated 2 weeks ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated last month
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆24Updated last week
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- David Canright's tiny AES S-boxes☆24Updated 10 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- ☆21Updated 10 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 5 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated 2 weeks ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 5 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆33Updated 3 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- ☆14Updated last year
- SHA3 (KECCAK)☆18Updated 10 years ago
- Hardware implementation of Saber☆8Updated 4 years ago
- ☆22Updated 5 years ago
- processor for post-quantum cryptography☆15Updated 5 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆39Updated this week
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆38Updated last month