rprimas / ascon-verilogLinks
Hardware Design of Ascon
☆28Updated 3 weeks ago
Alternatives and similar repositories for ascon-verilog
Users that are interested in ascon-verilog are comparing it to the libraries listed below
Sorting:
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆30Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆37Updated last month
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆19Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Defense/Attack PUF Library (DA PUF Library)☆52Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆37Updated 2 weeks ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 7 months ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated this week
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- HW Design Collateral for Caliptra RoT IP☆113Updated last week
- Configurable AES-GCM IP (128, 192, 256 bits)☆39Updated 2 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆34Updated last year
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 11 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆66Updated 2 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆41Updated last week
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆44Updated this week
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆14Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- Extracts specified data from a VCD file into CSV form☆10Updated 5 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆13Updated last week
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- ☆59Updated 4 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆46Updated 2 years ago