rprimas / ascon-verilogLinks
Verilog Hardware Design of Ascon
☆22Updated last week
Alternatives and similar repositories for ascon-verilog
Users that are interested in ascon-verilog are comparing it to the libraries listed below
Sorting:
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Side-channel analysis setup for OpenTitan☆33Updated this week
- David Canright's tiny AES S-boxes☆24Updated 10 years ago
- ☆21Updated 11 months ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 2 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago
- ☆23Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆38Updated 2 months ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- ☆55Updated 4 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆42Updated 2 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year