rprimas / ascon-verilog
Verilog Hardware Design of Ascon v1.2
☆20Updated this week
Alternatives and similar repositories for ascon-verilog:
Users that are interested in ascon-verilog are comparing it to the libraries listed below
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- ☆20Updated 7 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 4 months ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 11 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆14Updated 4 years ago
- David Canright's tiny AES S-boxes☆22Updated 10 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆50Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆29Updated this week
- ☆21Updated 5 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- ☆14Updated 2 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆47Updated 4 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆15Updated last year
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Hardware implementation of Saber☆7Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆29Updated 11 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 7 years ago
- Side-Channel Analysis Library☆78Updated 2 weeks ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆36Updated 2 weeks ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 2 months ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆28Updated 3 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆14Updated 3 years ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- SILVER - Statistical Independence and Leakage Verification☆13Updated 2 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆35Updated 6 months ago