Alternatives and similar repositories for CRYSTALS-Kyber:

Users that are interested in CRYSTALS-Kyber are comparing it to the libraries listed below

• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆28Updated 3 years ago
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆50Updated 2 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆66Updated 3 years ago
• CALAS-CityU / SW-HW-Co-design-of-Dilithium
  This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …
  ☆10Updated last year
• kemalderya / pqc-param-ntt
  ☆21Updated 3 years ago
• xiang-rc / cfntt_ref
  ☆30Updated 6 months ago
• sujoyetc / SABER_HW
  Hardware implementation of Saber
  ☆7Updated 4 years ago
• florianhirner / proteus
  ☆13Updated last year
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆24Updated 4 years ago
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆25Updated last year
• ntt-polymul / ntt-polymul
  Saber and NTRU on M4 and AVX2
  ☆16Updated 3 years ago
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆14Updated 4 years ago
• acmert / ntt-based-polmul
  Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms
  ☆34Updated 4 years ago
• flokrieger / Aloha-HE
  ☆19Updated 5 months ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆16Updated 2 years ago
• FatemehAhsan / CRYSTALS-Dilithium_Key-Generation_Verilog
  Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…
  ☆14Updated last year
• aneeshkandi14 / ascon-hw-public
  ☆20Updated 7 months ago
• dilithium-cortexm / dilithium-cortexm
  ☆16Updated 4 years ago
• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆348Updated 4 months ago
• KULeuven-COSIC / HEAT
  Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)
  ☆58Updated 4 years ago
• KULeuven-COSIC / COSO-TRNG
  Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
  ☆12Updated 2 months ago
• keccaksasca / keccaksasca
  ☆10Updated last year
• ascon / ascon-hardware-sca
  NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks
  ☆15Updated last year
• whYBeKim / Assembly-Cryptography
  ☆13Updated 3 months ago
• deep-inder / tvla
  Using Test Vector Leakage Assessment methodology to analyze side-channel attacks on hardware implementations of AES-128
  ☆9Updated 3 years ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆38Updated 7 years ago
• simple-crypto / SMAesH
  Masked Hardware AES with HPC
  ☆12Updated 4 months ago
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆14Updated 3 years ago
• alibaba-damo-academy / damo_ctl_cham
  ☆21Updated last year
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆15Updated 7 years ago