xingyf14 / CRYSTALS-Kyber
☆45Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for CRYSTALS-Kyber
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆25Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆43Updated last year
- Parametric NTT/INTT Hardware Generator☆59Updated 3 years ago
- ☆18Updated 2 years ago
- Hardware implementation of Saber☆7Updated 4 years ago
- ☆24Updated 3 months ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- ☆23Updated 4 years ago
- Saber and NTRU on M4 and AVX2☆16Updated 2 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆14Updated 2 years ago
- ☆14Updated 2 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated this week
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆24Updated last year
- ☆16Updated 3 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆45Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆55Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- Post-quantum crypto library for the ARM Cortex-M4☆296Updated last week
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆11Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆72Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- ☆20Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆46Updated 6 years ago
- AES加密解密算法的Verilog实现☆60Updated 8 years ago