Alternatives and similar repositories for kyber-polmul-hw:

Users that are interested in kyber-polmul-hw are comparing it to the libraries listed below

• xingyf14 / CRYSTALS-Kyber
  ☆47Updated 3 years ago
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆49Updated 2 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆65Updated 3 years ago
• kemalderya / pqc-param-ntt
  ☆21Updated 2 years ago
• xiang-rc / cfntt_ref
  ☆30Updated 5 months ago
• CALAS-CityU / SW-HW-Co-design-of-Dilithium
  This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …
  ☆10Updated last year
• flokrieger / Aloha-HE
  ☆19Updated 4 months ago
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆14Updated 4 years ago
• florianhirner / proteus
  ☆12Updated 11 months ago
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆24Updated 4 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆16Updated 2 years ago
• aneeshkandi14 / ascon-hw-public
  ☆18Updated 6 months ago
• sujoyetc / SABER_HW
  Hardware implementation of Saber
  ☆7Updated 4 years ago
• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆345Updated 3 months ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆28Updated 11 months ago
• FatemehAhsan / CRYSTALS-Dilithium_Key-Generation_Verilog
  Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…
  ☆13Updated last year
• alibaba-damo-academy / damo_ctl_cham
  ☆21Updated last year
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆14Updated 3 years ago
• lajanugen / Modular-Exponentiation
  Verilog Implementation of modular exponentiation using Montgomery multiplication
  ☆32Updated 10 years ago
• mematrix / AES-FPGA
  AES加密解密算法的Verilog实现
  ☆63Updated 9 years ago
• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 4 months ago
• gongxunwu / sm4-verilog
  ☆20Updated 5 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆18Updated 4 years ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆38Updated 7 years ago
• KULeuven-COSIC / NTRU_NTT_HW
  ☆19Updated 3 years ago
• raymondrc / FPGA-SM3-HASH
  Description of Chinese SM3 Hash algorithm with Verilog HDL
  ☆45Updated 6 years ago
• acmert / ntt-based-polmul
  Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms
  ☆33Updated 4 years ago
• ntt-polymul / ntt-polymul
  Saber and NTRU on M4 and AVX2
  ☆16Updated 3 years ago
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆15Updated 7 years ago
• KULeuven-COSIC / COSO-TRNG
  Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
  ☆12Updated 2 months ago