Alternatives and similar repositories for Dilithium:

Users that are interested in Dilithium are comparing it to the libraries listed below

• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆29Updated 3 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆69Updated 3 years ago
• xingyf14 / CRYSTALS-Kyber
  ☆47Updated 4 years ago
• CALAS-CityU / SW-HW-Co-design-of-Dilithium
  This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …
  ☆10Updated last year
• kemalderya / pqc-param-ntt
  ☆21Updated 3 years ago
• xiang-rc / cfntt_ref
  ☆31Updated 7 months ago
• florianhirner / proteus
  ☆14Updated last year
• FatemehAhsan / CRYSTALS-Dilithium_Key-Generation_Verilog
  Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…
  ☆13Updated last year
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆25Updated 4 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆17Updated 2 years ago
• flokrieger / Aloha-HE
  ☆20Updated 6 months ago
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆15Updated 4 years ago
• sujoyetc / SABER_HW
  Hardware implementation of Saber
  ☆8Updated 4 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 5 months ago
• acmert / ntt-based-polmul
  Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms
  ☆35Updated 4 years ago
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆25Updated last year
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆30Updated last year
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆14Updated 7 years ago
• aneeshkandi14 / ascon-hw-public
  ☆21Updated 8 months ago
• ascon / ascon-hardware-sca
  NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks
  ☆15Updated 2 years ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆39Updated 7 years ago
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆14Updated 3 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆19Updated 4 years ago
• alibaba-damo-academy / damo_ctl_cham
  ☆21Updated last year
• KULeuven-COSIC / COSO-TRNG
  Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
  ☆12Updated 3 months ago
• lajanugen / Modular-Exponentiation
  Verilog Implementation of modular exponentiation using Montgomery multiplication
  ☆32Updated 10 years ago
• zdszx / Modexpowering3
  a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier
  ☆22Updated 3 years ago
• crypt-xie / XCryptCore
  Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)
  ☆38Updated 5 years ago
• IFM-Ulm / ro-pr-fw
  Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs
  ☆10Updated 4 years ago
• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆351Updated 5 months ago