GMUCERG / Dilithium
High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
☆43Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Dilithium
- ☆45Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆25Updated 2 years ago
- Parametric NTT/INTT Hardware Generator☆59Updated 3 years ago
- ☆18Updated 2 years ago
- ☆24Updated 3 months ago
- Hardware implementation of Saber☆7Updated 4 years ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- ☆14Updated 2 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆24Updated last year
- Using Test Vector Leakage Assessment methodology to analyze side-channel attacks on hardware implementations of AES-128☆9Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- ☆23Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆14Updated 2 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- Saber and NTRU on M4 and AVX2☆16Updated 2 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆11Updated last year
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated this week
- Defense/Attack PUF Library (DA PUF Library)☆46Updated 4 years ago
- ☆10Updated last year
- ☆16Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- ☆20Updated 5 years ago
- AES加密解密算法的Verilog实现☆60Updated 8 years ago
- ☆16Updated 4 months ago