opalkelly-opensource / SPIFlashController
An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.
☆17Updated 3 years ago
Alternatives and similar repositories for SPIFlashController:
Users that are interested in SPIFlashController are comparing it to the libraries listed below
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 10 years ago
- Wishbone interconnect utilities☆38Updated 2 weeks ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- turbo 8051☆28Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- SPI通信实现FLASH读写☆13Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 7 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- UART 16550 core☆33Updated 10 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆63Updated last month
- MIPI CSI-2 RX☆31Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- DDR3 SDRAM controller☆18Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago