opalkelly-opensource / SPIFlashController
An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.
☆16Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for SPIFlashController
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 9 years ago
- turbo 8051☆28Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- Extensible FPGA control platform☆53Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 6 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆16Updated 12 years ago
- Small (Q)SPI flash memory programmer in Verilog☆55Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Verilog Repository for GIT☆29Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 10 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- an sata controller using smallest resource.☆15Updated 10 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 6 years ago
- Wishbone controlled I2C controllers☆43Updated 8 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆75Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆15Updated last year
- LowRISC port to Zedboard☆12Updated 7 years ago
- TCP/IP controlled VPI JTAG Interface.☆59Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Sata 2 Host Controller for FPGA implementation☆13Updated 7 years ago
- UART 16550 core☆30Updated 10 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆22Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆57Updated 2 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago