opalkelly-opensource / SPIFlashController
An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.
☆17Updated 3 years ago
Alternatives and similar repositories for SPIFlashController:
Users that are interested in SPIFlashController are comparing it to the libraries listed below
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- USB Full Speed PHY☆44Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 11 months ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆80Updated 5 years ago
- ☆14Updated 3 years ago
- RMII Firewall FPGA☆23Updated 5 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- ☆19Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- AXI-4 RAM Tester Component☆17Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- SPI通信实现FLASH读写☆13Updated 5 years ago