WillGreen / timetoexploreLinks
Source code to accompany https://timetoexplore.net
☆63Updated 5 years ago
Alternatives and similar repositories for timetoexplore
Users that are interested in timetoexplore are comparing it to the libraries listed below
Sorting:
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- Portable HyperRAM controller☆59Updated 9 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- ☆136Updated 9 months ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Tools for FPGA development.☆48Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Verilog wishbone components☆118Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆122Updated 3 years ago
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆56Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago