Source code to accompany https://timetoexplore.net
☆63Aug 25, 2020Updated 5 years ago
Alternatives and similar repositories for timetoexplore
Users that are interested in timetoexplore are comparing it to the libraries listed below
Sorting:
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Next186 SoC PC☆17Feb 5, 2014Updated 12 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- ☆22Jun 23, 2024Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆136Feb 19, 2026Updated last week
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆28Dec 20, 2022Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- Simple but Small Frame Grabber☆38Nov 22, 2021Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆23Nov 15, 2018Updated 7 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- ☆12May 29, 2020Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago