Jarvis-Cai / Boss-coming-Mobile
Using mobile phone camera to detect boss's coming, then send message to predefined computer and swith screen to predefined software.
☆12Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Boss-coming-Mobile
- FPGA Accelerator for CNN using Vivado HLS☆297Updated 3 years ago
- automatic-verilog based on vimscript☆237Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆391Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆194Updated 6 years ago
- 中文:☆91Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆136Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆187Updated last year
- ☆85Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆213Updated 5 years ago
- FPGA project☆200Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- AMBA bus lecture material☆375Updated 4 years ago
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆404Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆159Updated 7 months ago
- FPGA☆141Updated 4 months ago
- ☆141Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆397Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆302Updated 3 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆172Updated 7 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆492Updated 6 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- PYNQ学习资料☆159Updated 4 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆126Updated 4 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆671Updated 2 years ago
- 目前在进行卷积神经网络的算子设计,该版本为基于LeNet网络的纯仿真版本☆9Updated last year
- Benchmark framework of synaptic device technologies for a simple neural network☆181Updated 3 years ago