Alternatives and similar repositories for riskow:

Users that are interested in riskow are comparing it to the libraries listed below

• RISCuinho / core
  **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
  ☆21Updated 2 years ago
• racerxdl / biggateboy
  WIP Big FPGA Gameboy
  ☆21Updated 3 years ago
• zxmarcos / riscado-v
  RISCV implementation in Verilog (RV32I spec)
  ☆17Updated 3 years ago
• simoesusp / Processador-ICMC
  Development of a complete environment to teach and learn computer architecture, VHDL processor design and Assembly language
  ☆72Updated 7 months ago
• racerxdl / pcieledblink
  Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)
  ☆21Updated 3 years ago
• racerxdl / riscv-emulator
  Golang RISC-V emulator that can play DOOM
  ☆68Updated last year
• racerxdl / asm2web
  Código usado na live de Assembly for Noobs!
  ☆57Updated 4 years ago
• zxmarcos / huedeon-gpu
  FPGA GPU design for DE1-SoC
  ☆73Updated 3 years ago
• JN513 / Risco-5
  Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.
  ☆18Updated 2 months ago
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆165Updated 2 months ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆171Updated last year
• arthurmteodoro / install-quartus-linux
  Tutorial de instalação do Quartus Prime no Linux
  ☆36Updated 5 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆57Updated last month
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆70Updated last year
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆74Updated this week
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆152Updated 9 months ago
• algebraic-dev / vulpi
  🦊 | A language that compiles to LLVM and has algebraic effects
  ☆104Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆48Updated this week
• LSC-Unicamp / processor-ci-website
  Processor CI project Website
  ☆10Updated last month
• racerxdl / wimatrix-emulator
  Wimatrix Emulator in Golang
  ☆9Updated 4 years ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆203Updated this week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆138Updated 2 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆225Updated 2 months ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆165Updated 4 years ago
• ArqueologiaDigital / PatinhoFeio
  Repositório contendo documentação técnica sobre o Patinho Feio, um computador pioneiro brasileiro desenvolvido na Escola Politécnica da U…
  ☆43Updated last year
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆69Updated last year
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆84Updated this week
• racerxdl / goboy
  Playing GameBoy Emulation in GoLang (ported from https://github.com/racerxdl/GameBoyEmulator)
  ☆41Updated 2 years ago
• aignacio / nox
  RISC-V Nox core
  ☆62Updated 5 months ago
• taylorrf / learnhaskell
  Projeto de tradução do livro "Learn You a Haskell for Great Good!"
  ☆125Updated 5 years ago