racerxdl / riskow

Related projects ⓘ

Alternatives and complementary repositories for riskow

• RISCuinho / core
  **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
  ☆20Updated 2 years ago
• racerxdl / riscv-emulator
  Golang RISC-V emulator that can play DOOM
  ☆67Updated last year
• zxmarcos / huedeon-gpu
  FPGA GPU design for DE1-SoC
  ☆73Updated 2 years ago
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆158Updated last month
• racerxdl / pcieledblink
  Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)
  ☆20Updated 3 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆161Updated 4 years ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆40Updated last year
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆78Updated 10 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆151Updated 7 months ago
• sjohann81 / hf-risc
  HF-RISC SoC
  ☆29Updated last week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆216Updated 2 weeks ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆69Updated last year
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆66Updated this week
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆53Updated 2 weeks ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆305Updated last month
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆195Updated 2 weeks ago
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆84Updated 5 years ago
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆69Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆131Updated 3 weeks ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆78Updated 2 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆165Updated 3 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆81Updated 2 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆74Updated last month
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆75Updated this week
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆52Updated 5 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆271Updated this week
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆195Updated 3 months ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆274Updated last week
• BSVLang / Main
  Main page
  ☆125Updated 4 years ago
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆148Updated 6 years ago