Alternatives and similar repositories for riskow

Users that are interested in riskow are comparing it to the libraries listed below

• RISCuinho / core
  **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
  ☆21Updated 2 years ago
• racerxdl / biggateboy
  WIP Big FPGA Gameboy
  ☆21Updated 4 years ago
• racerxdl / riscv-emulator
  Golang RISC-V emulator that can play DOOM
  ☆69Updated 2 years ago
• zxmarcos / riscado-v
  RISCV implementation in Verilog (RV32I spec)
  ☆16Updated 4 years ago
• JN513 / Risco-5
  Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.
  ☆18Updated 7 months ago
• simoesusp / Processador-ICMC
  Development of a complete environment to teach and learn computer architecture, VHDL processor design and Assembly language
  ☆75Updated last year
• racerxdl / asm2web
  Código usado na live de Assembly for Noobs!
  ☆57Updated 4 years ago
• jeceljr / LivroComputadoresEVideogames
  Material do Livro "Computadores E Videogames"
  ☆15Updated 8 months ago
• sjohann81 / hf-risc
  HF-RISC SoC
  ☆35Updated 3 weeks ago
• zxmarcos / huedeon-gpu
  FPGA GPU design for DE1-SoC
  ☆72Updated 3 years ago
• racerxdl / pcieledblink
  Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)
  ☆23Updated 3 years ago
• LSC-Unicamp / processor-ci-website
  Processor CI project Website
  ☆10Updated 3 weeks ago
• racerxdl / goboy
  Playing GameBoy Emulation in GoLang (ported from https://github.com/racerxdl/GameBoyEmulator)
  ☆41Updated 3 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆146Updated 7 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆93Updated this week
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆102Updated last month
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆175Updated 2 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆158Updated 3 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆94Updated 2 years ago
• racerxdl / esp32-rjtag
  ESP32 Remote JTAG Host for programming FPGAs
  ☆26Updated 4 years ago
• aignacio / nox
  RISC-V Nox core
  ☆64Updated 3 months ago
• h4cknlearn / architecture101
  learn about computer architecture
  ☆38Updated last year
• RodrigoDornelles / 3bc-lang
  Low-level language, tiny virtual machine, minimal runtime, intermediate representation, embeddable, easy for beginners. (Friendly Punched…
  ☆250Updated last year
• felipenlunkes / osdevbr
  Tutoriais e referências para o desenvolvimento de um sistema operacional (português)
  ☆19Updated 2 years ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆46Updated last year
• ddauriol / DR4Dev
  Design resources for developers is a selection of more than 400 sites to facilitate developers.
  ☆13Updated 2 years ago
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆73Updated 2 years ago
• pion-labs / PION-BR1
  PION-BR1 Satellite details and information for communication.
  ☆10Updated 3 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆90Updated 3 months ago