Alternatives and similar repositories for riskow:

Users that are interested in riskow are comparing it to the libraries listed below

• RISCuinho / core
  **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
  ☆21Updated 2 years ago
• racerxdl / biggateboy
  WIP Big FPGA Gameboy
  ☆21Updated 3 years ago
• racerxdl / riscv-emulator
  Golang RISC-V emulator that can play DOOM
  ☆68Updated 2 years ago
• zxmarcos / riscado-v
  RISCV implementation in Verilog (RV32I spec)
  ☆17Updated 4 years ago
• racerxdl / pcieledblink
  Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)
  ☆22Updated 3 years ago
• JN513 / Risco-5
  Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.
  ☆18Updated 5 months ago
• zxmarcos / huedeon-gpu
  FPGA GPU design for DE1-SoC
  ☆73Updated 3 years ago
• racerxdl / asm2web
  Código usado na live de Assembly for Noobs!
  ☆57Updated 4 years ago
• simoesusp / Processador-ICMC
  Development of a complete environment to teach and learn computer architecture, VHDL processor design and Assembly language
  ☆74Updated 10 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆76Updated this week
• racerxdl / goboy
  Playing GameBoy Emulation in GoLang (ported from https://github.com/racerxdl/GameBoyEmulator)
  ☆41Updated 3 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆144Updated 5 months ago
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆170Updated last week
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆71Updated last year
• ppenna / playground
  Algorithms and data structures made simple
  ☆27Updated last year
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆62Updated 2 weeks ago
• sjohann81 / hf-risc
  HF-RISC SoC
  ☆31Updated 4 months ago
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆47Updated 7 months ago
• menotti / ld
  Curso de Lógica Digital
  ☆9Updated this week
• jeceljr / LivroComputadoresEVideogames
  Material do Livro "Computadores E Videogames"
  ☆12Updated 5 months ago
• racerxdl / wimatrix-emulator
  Wimatrix Emulator in Golang
  ☆9Updated 4 years ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆111Updated 6 months ago
• racerxdl / esp32-rjtag
  ESP32 Remote JTAG Host for programming FPGAs
  ☆26Updated 4 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆54Updated last year
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆82Updated 3 weeks ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆87Updated 6 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆225Updated 4 months ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆44Updated last year
• h4cknlearn / architecture101
  learn about computer architecture
  ☆36Updated 10 months ago
• olofk / corescore
  CoreScore
  ☆146Updated 2 months ago