Controller module for RISC-V core CI/CD
☆17May 23, 2025Updated last year
Alternatives and similar repositories for processor-ci-controller
Users that are interested in processor-ci-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated last month
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.☆34Nov 2, 2025Updated 7 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Kinematics is a simple 2D physics engine for games.☆21Aug 14, 2025Updated 9 months ago
- A simple program to simulate artificial life using attraction/repulsion forces between many particles.☆17Oct 19, 2022Updated 3 years ago
- ☆12May 30, 2026Updated last week
- Digital scale with smartphone UI built with arduino talking to phone though bluetooth☆11Jul 25, 2017Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- A privacy-focused voice communication server and client, inspired by TeamSpeak, built entirely in Go.☆113May 24, 2026Updated 2 weeks ago
- 🎨 Base16 color schemes for sioyek☆19May 3, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 2 weeks ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 7 months ago
- A simple particle simulation made with python and pygame.☆13Jan 21, 2021Updated 5 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Convert Verilog to a Hardcaml design☆22May 18, 2026Updated 3 weeks ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- Centralized repository for the low level drivers developed by Zenith Aerospace☆12Mar 7, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆18Aug 17, 2024Updated last year
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- ☆20Mar 25, 2024Updated 2 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 2 months ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open-source PDK version manager☆51Updated this week
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 2 months ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- A very simple computer written in Verilog, with a Python test bench☆20Jun 27, 2018Updated 7 years ago