LSC-Unicamp / processor-ci-controllerLinks
Controller module for RISC-V core CI/CD
☆17Updated 3 months ago
Alternatives and similar repositories for processor-ci-controller
Users that are interested in processor-ci-controller are comparing it to the libraries listed below
Sorting:
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- wifi☆12Updated 8 years ago
- 32-bit soft RISCV processor for FPGA applications☆16Updated last year
- Digital IC design and vlsi notes☆12Updated 5 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 7 years ago
- ☆33Updated 9 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆18Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Updated 11 years ago
- A python project to automatically generate the UVM testbench document.☆20Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 7 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 5 months ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆19Updated 4 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆10Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆61Updated 8 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- Solving Sudokus using open source formal verification tools☆17Updated 3 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车,分为两个部分,控制器部分和小车部分,通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势,从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Updated 4 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆25Updated 7 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- ☆27Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- PYNQ Composabe Overlays☆73Updated last year
- VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.☆29Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago