Alternatives and similar repositories for processor-ci-controller

Users that are interested in processor-ci-controller are comparing it to the libraries listed below

• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆27Updated last week
• ics-jku / instruction-decoder
  ☆12Updated 3 weeks ago
• riscv-verification / riscvISACOV
  SystemVerilog Functional Coverage for RISC-V ISA
  ☆28Updated 3 weeks ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆36Updated 2 years ago
• sjohann81 / hf-risc
  HF-RISC SoC
  ☆35Updated 3 weeks ago
• pulp-platform / chimera
  ☆17Updated last week
• ucb-bar / nvdla-wrapper
  Wraps the NVDLA project for Chipyard integration
  ☆21Updated 2 months ago
• shalan / Awesome-Sky130-IPs
  ☆11Updated 2 years ago
• artecs-group / RVfpga-sim-addons
  Recent updates and features added to the RVfpga course developed by Imagination Technologies.
  ☆17Updated last week
• ic-lab-duth / DRIM-S
  DUTH RISC-V Superscalar Microprocessor
  ☆31Updated 8 months ago
• efabless / caravel_user_project_analog
  ☆47Updated 4 months ago
• vsdip / vsdflow
  VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…
  ☆16Updated 4 years ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆47Updated this week
• armleo / ArmleoCPU
  ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set
  ☆6Updated 2 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆39Updated this week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆51Updated last week
• zeeshanrafique23 / mdu
  M-extension for RISC-V cores.
  ☆31Updated 7 months ago
• mohamed / fsm2sv
  SystemVerilog FSM generator
  ☆32Updated last year
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆27Updated 2 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆42Updated 2 years ago
• easysoc / easysoc-firrtl
  Firrtl Syntax highlighting, Code folding and Navigate to corresponding Chisel code
  ☆9Updated 3 years ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆42Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆37Updated 2 years ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆27Updated 4 years ago
• anlit75 / ADPLL
  All Digital Phase-Locked Loop (ADPLL)
  ☆12Updated last year
• JN513 / Risco-5
  Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.
  ☆18Updated 7 months ago
• antmicro / embench-tester
  ☆14Updated last year
• jerry-D / 64-bit-Universal-Floating-Point-ISA-Compute-Engine
  RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine
  ☆22Updated 3 years ago
• efabless / caravel-lite
  ☆17Updated 7 months ago