Controller module for RISC-V core CI/CD
☆17May 23, 2025Updated 11 months ago
Alternatives and similar repositories for processor-ci-controller
Users that are interested in processor-ci-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated last month
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Browser extension that adds a new search keyword for more easily navigating to Lemmy communities.☆11Jul 13, 2023Updated 2 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Kinematics is a simple 2D physics engine for games.☆20Aug 14, 2025Updated 9 months ago
- A simple program to simulate artificial life using attraction/repulsion forces between many particles.☆17Oct 19, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- A privacy-focused voice communication server and client, inspired by TeamSpeak, built entirely in Go.☆111Apr 21, 2026Updated last month
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 11, 2026Updated last week
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple particle simulation made with python and pygame.☆13Jan 21, 2021Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- ☆17Jan 27, 2025Updated last year
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- DELTARUNITY is an implementation of GameMaker script execution and graphical rendering inside Unity.☆17May 21, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- ☆20Mar 25, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated last month
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆18Mar 12, 2020Updated 6 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated last year
- Nix, the purely functional package manager☆24Aug 20, 2024Updated last year
- HDL code for a complex multiplier with AXI stream interface☆16Mar 18, 2026Updated 2 months ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open-source PDK version manager☆47Apr 23, 2026Updated 3 weeks ago
- Object-state-based & entity component system (ECS) 2D framework written in C++ 17.☆20Sep 9, 2024Updated last year
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 4 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Nix templates for quickly bootstrapping a system with Auxpkgs☆31Jun 12, 2024Updated last year