Controller module for RISC-V core CI/CD
☆17May 23, 2025Updated 9 months ago
Alternatives and similar repositories for processor-ci-controller
Users that are interested in processor-ci-controller are comparing it to the libraries listed below
Sorting:
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆17Oct 29, 2024Updated last year
- VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.☆32Nov 2, 2025Updated 4 months ago
- Browser extension that adds a new search keyword for more easily navigating to Lemmy communities.☆11Jul 13, 2023Updated 2 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- Self-updating database of Outer Wilds mods☆16Updated this week
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- A deprecated Outer Wilds mmo experience, you probably want QSB instead!☆13May 8, 2025Updated 10 months ago
- An unofficial web port of the official Outer Wilds Text Adventure game, released for the game's 5th anniversary.☆13Jun 1, 2024Updated last year
- 🎨 Base16 color schemes for sioyek☆18Mar 8, 2026Updated last week
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 2 months ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- ☆17Jan 27, 2025Updated last year
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- A multiplayer mod for DREDGE using Mirror and Winch☆19Feb 17, 2025Updated last year
- Centralized repository for the low level drivers developed by Zenith Aerospace☆12Mar 7, 2025Updated last year
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- ☆18Mar 25, 2024Updated last year
- Build scripts of ci.rvperf.org☆12Feb 1, 2026Updated last month
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆17Mar 12, 2020Updated 6 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- An open-source runner of Gamemaker games, written in .NET with OpenTK.☆33Jan 22, 2026Updated last month
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated last year
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- ☆25Jan 12, 2024Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Nix templates for quickly bootstrapping a system with Auxpkgs☆31Jun 12, 2024Updated last year
- Single Channel LoRaWAN Gateway☆20Aug 27, 2021Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆30Feb 16, 2020Updated 6 years ago