Alternatives and similar repositories for processor-ci-website

Users that are interested in processor-ci-website are comparing it to the libraries listed below

• JN513 / Risco-5
  Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.
  ☆17Updated last year
• jeceljr / LivroComputadoresEVideogames
  Material do Livro "Computadores E Videogames"
  ☆16Updated 2 months ago
• racerxdl / riskow
  Learning how to make a RISC-V
  ☆135Updated last month
• simoesusp / Processador-ICMC
  Development of a complete environment to teach and learn computer architecture, VHDL processor design and Assembly language
  ☆85Updated 4 months ago
• LSC-Unicamp / processor-ci-controller
  Controller module for RISC-V core CI/CD
  ☆17Updated 8 months ago
• RISCuinho / core
  **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers
  ☆23Updated 3 years ago
• caninos-loucos / labrador-aarch64-linux-4
  Linux 4 for Caninos Labrador V3
  ☆14Updated 2 years ago
• Astrocoders / pix-dict-quickstart
  Quickstart da API do DICT feito em Reason nativo
  ☆13Updated 5 years ago
• tenstorrent / riescue
  RISC-V Directed Test Framework and Compliance Suite, RiESCUE
  ☆48Updated last month
• Astrocoders / pix-dashboard
  PIX dashboard
  ☆13Updated 3 years ago
• cuscuz-flag / cuscuz-flag
  Open source saas alternative for Feature Toggle (or Feature Flag)
  ☆19Updated 10 months ago
• jrbarros / i-educar-data-hook
  ☆10Updated 2 years ago
• LSC-Unicamp / processor_ci
  Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.
  ☆17Updated last month
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆134Updated 4 months ago
• PHPMT / PseudoORM
  App de persistência para fins didáticos
  ☆13Updated 8 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 5 months ago
• sibelius / gmail-uber-service
  gmail uber as a service
  ☆20Updated 6 years ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated 3 months ago
• open-banking-brasil / docs
  ☆31Updated 5 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆343Updated this week
• gsti-if / gsti-if.github.io
  Site do grupo GSTI-IF, hospedado pelo GitHub.io sem custos.
  ☆10Updated last year
• racerxdl / DOS
  D Operating System - Just because HUEBR
  ☆13Updated 5 years ago
• rafaelcalcada / rvx
  RISC-V microcontroller for embedded and FPGA applications
  ☆190Updated this week
• gaph-pucrs / RS5
  RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor
  ☆16Updated 3 weeks ago
• BSVLang / Main
  Main page
  ☆129Updated 5 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated 2 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆226Updated 10 months ago
• quan-to / quanto-commons
  Common Node things made by QUANTO
  ☆18Updated 2 years ago
• algebraic-dev / soda
  🥤 | Toy parser combinator
  ☆23Updated 2 years ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆316Updated last week