LSC-Unicamp / processor-ci-websiteLinks
Processor CI project Website
☆10Updated 4 months ago
Alternatives and similar repositories for processor-ci-website
Users that are interested in processor-ci-website are comparing it to the libraries listed below
Sorting:
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆17Updated last year
- Learning how to make a RISC-V☆135Updated 4 years ago
- Material do Livro "Computadores E Videogames"☆16Updated last year
- Controller module for RISC-V core CI/CD☆17Updated 5 months ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆23Updated 3 years ago
- Development of a complete environment to teach and learn computer architecture, VHDL processor design and Assembly language☆81Updated last month
- Quickstart da API do DICT feito em Reason nativo☆13Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆120Updated last month
- A dependency management tool for hardware projects.☆332Updated this week
- D Operating System - Just because HUEBR☆13Updated 5 years ago
- ☆31Updated 5 years ago
- ReasonML bindings for react-native-vector-icons☆16Updated 2 years ago
- ☆16Updated 7 years ago
- VeeR EL2 Core☆302Updated 3 weeks ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Updated 4 years ago
- Common Node things made by QUANTO☆18Updated 2 years ago
- WIP Big FPGA Gameboy☆21Updated 4 years ago
- PIX dashboard☆13Updated 2 years ago
- RISC-V soft-core microcontroller for FPGA implementation☆186Updated 2 weeks ago
- Pessoas legais para seguir sobre React e afins☆17Updated 7 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- Taming Data Fetching: From pure React hooks to Relay Modern and Suspense (ReactConfBR19)☆18Updated 6 years ago
- gmail uber as a service☆20Updated 5 years ago
- Light, Electron-based Wrapper around GraphiQL☆12Updated 5 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆605Updated 2 weeks ago
- SystemVerilog synthesis tool☆216Updated 7 months ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor☆16Updated this week
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆21Updated 5 years ago
- ☆10Updated 2 years ago