An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
☆247Feb 11, 2025Updated last year
Alternatives and similar repositories for smol-gpu
Users that are interested in smol-gpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆252Updated this week
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- ☆2,163Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 5 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆47Jul 11, 2025Updated last year
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- The multi-core cluster of a PULP system.☆114Updated this week
- HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic ray–primitive intersection, BVH traversal, shadowing, reflection, …☆225Jul 31, 2023Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆35Jun 27, 2024Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 5 months ago
- ☆14May 15, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆33May 20, 2026Updated 2 months ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆82Dec 1, 2022Updated 3 years ago
- A CPU simulator framework built around, and to support the other tools under, the constraints of the first principles of computing projec…☆16Jun 15, 2026Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 6 months ago
- 64-bit multicore Linux-capable RISC-V processor☆119Apr 28, 2025Updated last year
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,753Aug 18, 2024Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- ☆18Jan 22, 2025Updated last year
- ☆323Jan 23, 2026Updated 5 months ago
- ☆15Feb 18, 2025Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated last year