Grubre / smol-gpuLinks
An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
☆210Updated 9 months ago
Alternatives and similar repositories for smol-gpu
Users that are interested in smol-gpu are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- Fearless hardware design☆183Updated 3 months ago
- A tiny system built on a small QMTECH board☆110Updated 7 months ago
- ☆302Updated last week
- A configurable RTL to bitstream FPGA toolchain☆54Updated last week
- A new Hardware Design Language that keeps you in the driver's seat☆116Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆448Updated last week
- Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…☆297Updated this week
- A computer for human beings.☆47Updated last year
- Simple demonstration of using the RISC-V Vector extension☆49Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆198Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆300Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated 2 years ago
- RISC-V out-of-order core for education and research purposes☆81Updated last week
- HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic ray–primitive intersection, BVH traversal, shadowing, reflection, …☆216Updated 2 years ago
- 😎 A curated list of awesome RISC-V implementations☆139Updated 2 years ago
- Marginally better than redstone☆102Updated 5 years ago
- ☆97Updated 3 months ago
- ☆65Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 7 months ago
- VRoom! RISC-V CPU☆512Updated last year
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆209Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆190Updated 3 weeks ago
- ☆115Updated 3 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆114Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆312Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆246Updated last year
- A pipelined RISC-V processor☆62Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 6 months ago
- Communication framework for RTL simulation and emulation.☆304Updated this week