Alternatives and similar repositories for smol-gpu

Users that are interested in smol-gpu are comparing it to the libraries listed below

• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• chipsalliance / t1
  ☆295Updated this week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆48Updated last week
• cucapra / filament
  Fearless hardware design
  ☆183Updated 2 months ago
• fallingcat / HomebrewGPU
  HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…
  ☆214Updated 2 years ago
• ecilasun / tinysys
  A tiny system built on a small QMTECH board
  ☆109Updated 6 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆116Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆189Updated last week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆432Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆511Updated last year
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆244Updated last week
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆209Updated this week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆187Updated this week
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆100Updated 5 years ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆216Updated this week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆301Updated this week
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆202Updated 3 weeks ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆152Updated 5 months ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆113Updated 4 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆48Updated last year
• pulp-platform / mempool
  A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
  ☆307Updated this week
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆47Updated 11 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆226Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆153Updated last month
• bsc-loca / sargantana
  ☆109Updated 2 months ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆272Updated last month
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆142Updated 6 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆86Updated 2 weeks ago