Grubre / smol-gpuLinks
An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
☆193Updated 5 months ago
Alternatives and similar repositories for smol-gpu
Users that are interested in smol-gpu are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- A configurable RTL to bitstream FPGA toolchain☆35Updated 3 weeks ago
- A tiny system built on a small QMTECH board☆107Updated 3 months ago
- ☆276Updated this week
- Fearless hardware design☆177Updated last week
- Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…☆188Updated last week
- A new Hardware Design Language that keeps you in the driver's seat☆111Updated last week
- A computer for human beings.☆44Updated 8 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆397Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆170Updated 6 months ago
- Simple demonstration of using the RISC-V Vector extension☆45Updated last year
- Machine-readable database of the RISC-V specification, and tools to generate various views☆76Updated last week
- Working Draft of the RISC-V J Extension Specification☆188Updated 2 months ago
- Run 64-bit Linux on LiteX + RocketChip☆200Updated 11 months ago
- Self checking RISC-V directed tests☆110Updated last month
- VRoom! RISC-V CPU☆506Updated 10 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 3 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- Marginally better than redstone☆99Updated 4 years ago
- ☆105Updated 2 months ago
- HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…☆207Updated last year
- Communication framework for RTL simulation and emulation.☆288Updated 3 months ago
- ☆292Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆91Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆167Updated this week
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆207Updated 3 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆181Updated 3 months ago