ChairImpSec / PROLEADLinks
PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistical Analysis
☆40Updated 2 weeks ago
Alternatives and similar repositories for PROLEAD
Users that are interested in PROLEAD are comparing it to the libraries listed below
Sorting:
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 months ago
- HW Design Collateral for Caliptra RoT IP☆110Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆55Updated last month
- Side-Channel Analysis Library☆96Updated last month
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- ☆64Updated 3 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 11 months ago
- Side-channel analysis setup for OpenTitan☆35Updated last month
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆33Updated this week
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 5 months ago
- Testing processors with Random Instruction Generation☆45Updated last month
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆46Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆16Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- Hardware Design of Ascon☆23Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 6 months ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- Code repository for Coppelia tool☆23Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated this week
- ☆51Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago