ChairImpSec / PROLEAD
PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software
☆39Updated this week
Alternatives and similar repositories for PROLEAD:
Users that are interested in PROLEAD are comparing it to the libraries listed below
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 7 months ago
- ☆22Updated 5 years ago
- Side-Channel Analysis Library☆86Updated this week
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Verilog Hardware Design of Ascon☆22Updated 2 weeks ago
- Side-channel analysis setup for OpenTitan☆31Updated 2 weeks ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated last month
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆90Updated this week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆48Updated 11 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆48Updated 6 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆20Updated 3 months ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated 2 weeks ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆24Updated this week
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆15Updated 5 months ago
- ☆21Updated 10 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Hardware designs for fault detection☆17Updated 5 years ago
- ☆12Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆39Updated 2 years ago
- ☆16Updated 2 years ago
- SMT Attack☆21Updated 4 years ago