ChairImpSec / PROLEADLinks
PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software
☆40Updated 3 weeks ago
Alternatives and similar repositories for PROLEAD
Users that are interested in PROLEAD are comparing it to the libraries listed below
Sorting:
- Code repository for Coppelia tool☆23Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆20Updated 5 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last week
- Side-channel analysis setup for OpenTitan☆35Updated last month
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- ☆19Updated last year
- ☆16Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆107Updated 3 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆85Updated last week
- Testing processors with Random Instruction Generation☆39Updated last week
- Equivalence checking with Yosys☆45Updated last week
- Hardware generator debugger☆74Updated last year
- ☆16Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- ☆63Updated 2 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- HW Design Collateral for Caliptra RoT IP☆100Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- design and verification of asynchronous circuits☆38Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago