ChairImpSec / PROLEAD
PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software
☆36Updated this week
Alternatives and similar repositories for PROLEAD:
Users that are interested in PROLEAD are comparing it to the libraries listed below
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 4 months ago
- Side-Channel Analysis Library☆78Updated 3 weeks ago
- Side-channel analysis setup for OpenTitan☆29Updated last week
- HW Design Collateral for Caliptra RoT IP☆83Updated this week
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- ☆46Updated 9 months ago
- SILVER - Statistical Independence and Leakage Verification☆13Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 4 years ago
- SMT Attack☆20Updated 3 years ago
- Using Test Vector Leakage Assessment methodology to analyze side-channel attacks on hardware implementations of AES-128☆9Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆46Updated last week
- ☆59Updated 2 weeks ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆14Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 11 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆127Updated 2 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆18Updated last week
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆50Updated 2 years ago
- Program to scan for malicious FPGA designs.☆14Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆33Updated last year
- ☆21Updated 5 years ago
- ☆12Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆29Updated last year
- ☆15Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆11Updated 3 years ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Verilog Hardware Design of Ascon☆20Updated this week
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago