ChairImpSec / PROLEAD
PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software
☆36Updated this week
Alternatives and similar repositories for PROLEAD:
Users that are interested in PROLEAD are comparing it to the libraries listed below
- Side-Channel Analysis Library☆79Updated this week
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 5 months ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆30Updated last week
- ☆47Updated 10 months ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- VexRiscv reference platforms for the pqriscv project☆15Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆49Updated last week
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆35Updated 4 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- ☆21Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆34Updated last year
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- ☆80Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆18Updated last month
- ☆21Updated 8 months ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆14Updated last month
- Integer Multiplier Generator for Verilog☆22Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated this week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆14Updated 3 years ago
- Hardware designs for fault detection☆17Updated 4 years ago
- ☆17Updated 9 months ago
- HW Design Collateral for Caliptra RoT IP☆84Updated this week
- Open Source AES☆31Updated 11 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- SMT Attack☆21Updated 4 years ago