vmarribas / VerMFi
VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against Side-Channel attacks and Fault Attacks
☆18Updated 5 years ago
Alternatives and similar repositories for VerMFi:
Users that are interested in VerMFi are comparing it to the libraries listed below
- ☆47Updated 10 months ago
- Side-channel analysis setup for OpenTitan☆30Updated last week
- ☆21Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 5 months ago
- Side-Channel Analysis Library☆79Updated this week
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆36Updated this week
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated last year
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆47Updated 6 years ago
- Tutorials and examples on how to use Jlsca, the high-performance side channel analysis toolkit written in Julia☆49Updated 5 years ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆49Updated 2 years ago
- Verilog Hardware Design of Ascon☆20Updated last month
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆36Updated 2 weeks ago
- ☆15Updated 3 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆35Updated 4 years ago
- ☆80Updated 2 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- An open-source deterministic fault attack simulator prototype☆58Updated 4 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated this week
- Deep Learning-based Framework for Side-Channel Analysis☆33Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆29Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆49Updated this week
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- This is a project in which side-channel attacks are researched and developed.☆44Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 3 months ago
- Side channel attack (SCA) of AES with Differential Power Analysis (DPA)☆62Updated 8 years ago