Alternatives and similar repositories for VerMFi:

Users that are interested in VerMFi are comparing it to the libraries listed below

• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆29Updated 2 weeks ago
• Secure-Embedded-Systems / Masked-AES-Implementation
  ☆21Updated 4 years ago
• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 4 months ago
• ikizhvatov / pysca
  Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations
  ☆45Updated 6 years ago
• simple-crypto / SCALib
  Side-Channel Analysis Library
  ☆78Updated last week
• sca-research / ELMO
  ☆46Updated 8 months ago
• AISyLab / side-channel-analysis-toolbox
  This is a project in which side-channel attacks are researched and developed.
  ☆39Updated 4 years ago
• 0xADE1A1DE / Rosita
  ☆15Updated 2 years ago
• ChairImpSec / PROLEAD
  PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software
  ☆36Updated last month
• Chair-for-Security-Engineering / SILVER
  SILVER - Statistical Independence and Leakage Verification
  ☆13Updated 2 years ago
• ikizhvatov / jlsca-tutorials
  Tutorials and examples on how to use Jlsca, the high-performance side channel analysis toolkit written in Julia
  ☆48Updated 4 years ago
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon v1.2
  ☆20Updated last month
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆14Updated 4 years ago
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆25Updated last year
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆49Updated 2 years ago
• Chair-for-Security-Engineering / VERICA
  ☆14Updated last month
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆15Updated 10 months ago
• AISyLab / AISY_Framework
  Deep Learning-based Framework for Side-Channel Analysis
  ☆33Updated 2 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆34Updated 3 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• deep-inder / tvla
  Using Test Vector Leakage Assessment methodology to analyze side-channel attacks on hardware implementations of AES-128
  ☆9Updated 3 years ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆33Updated 7 years ago
• Nodulaire / SCA-DPA
  Side channel attack (SCA) of AES with Differential Power Analysis (DPA)
  ☆61Updated 8 years ago
• ANSSI-FR / secAES-ATmega8515
  Secure AES128 Encryption Implementation for ATmega8515
  ☆34Updated 3 years ago
• Chair-for-Security-Engineering / DL-LA
  DL-LA: Deep Learning Leakage Assessment. Source Code and Traces.
  ☆12Updated last year
• phonchi / awesome-side-channel-attack
  A curated list of awesome side-channel attack resources
  ☆74Updated 10 months ago
• Fraunhofer-AISEC / archie
  ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…
  ☆21Updated 8 months ago
• coron / htable
  High-order countermeasures for AES and DES
  ☆25Updated 5 months ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆25Updated 3 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆56Updated 5 months ago