vmarribas / VerMFiLinks
VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against Side-Channel attacks and Fault Attacks
☆19Updated 5 years ago
Alternatives and similar repositories for VerMFi
Users that are interested in VerMFi are comparing it to the libraries listed below
Sorting:
- Side-channel analysis setup for OpenTitan☆37Updated last week
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆34Updated this week
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆111Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆37Updated last month
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- Hardware Design of Ascon☆26Updated 3 weeks ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆20Updated 11 months ago
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆49Updated 7 years ago
- ☆11Updated 5 months ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆76Updated 4 years ago
- ☆51Updated last year
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆47Updated 2 years ago
- ☆14Updated 8 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- ☆70Updated 4 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆46Updated 5 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago