An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has build scripts for most common FPGAs
☆30Jan 13, 2025Updated last year
Alternatives and similar repositories for hVHDL_example_project
Users that are interested in hVHDL_example_project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- Template for Xilinx Vivado projects☆10Nov 15, 2024Updated last year
- QSPI flash support for Xilinx's Zynq devices☆27Jul 28, 2020Updated 5 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 4 months ago
- Flexible VHDL library☆196Jun 28, 2023Updated 2 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆61Feb 9, 2024Updated 2 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 4 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆19Aug 21, 2022Updated 3 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆200Mar 16, 2026Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆59Feb 22, 2026Updated last month
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- Docker installation of Vivado tooling☆35Mar 15, 2026Updated last week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 4 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- A small, lightweight web server☆13Jan 21, 2021Updated 5 years ago
- ☆41Apr 20, 2023Updated 2 years ago
- A Raspberry PI shield for testing probe-rs against many chips & probes.☆14Jan 21, 2022Updated 4 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- a small header-only C++ library for the open sound control protocol☆17Sep 25, 2022Updated 3 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Control and Status Register map generator for HDL projects☆133May 24, 2025Updated 9 months ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 8 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- My emacs configuration (redux)☆17Feb 9, 2026Updated last month
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- ☆11Jan 6, 2022Updated 4 years ago