An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has build scripts for most common FPGAs
☆30Jan 13, 2025Updated last year
Alternatives and similar repositories for hVHDL_example_project
Users that are interested in hVHDL_example_project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆13Nov 22, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Aug 27, 2026Updated 3 weeks ago
- ☆12Apr 3, 2017Updated 9 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Nov 12, 2024Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Hog (HDL-on-git) is an open-source tool to manage FPGA projects on git☆80Updated this week
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- QSPI flash support for Xilinx's Zynq devices☆30Jul 28, 2020Updated 6 years ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 6 months ago
- ☆29May 5, 2022Updated 4 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last week
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Updated this week
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Sep 6, 2026Updated 2 weeks ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 5 years ago
- Open Logic FPGA Standard Library☆1,012Updated this week
- Xilinx virtual cable server for generic FTDI 4232H.☆65Feb 9, 2024Updated 2 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- LimeSDR XTRX gateware project.☆23Sep 3, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Feb 22, 2026Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated 2 years ago
- A small, lightweight web server☆15Jan 21, 2021Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- Enterprise Firmware platform development☆15Jun 6, 2021Updated 5 years ago