Efinix-Inc / tinymlLinks
This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.
☆62Updated last month
Alternatives and similar repositories for tinyml
Users that are interested in tinyml are comparing it to the libraries listed below
Sorting:
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆91Updated last year
- PYNQ Composabe Overlays☆72Updated 11 months ago
- DPU on PYNQ☆221Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆122Updated 3 months ago
- PYNQ support and examples for Kria SOMs☆109Updated 9 months ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆24Updated 2 weeks ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- Board files to build Ultra 96 PYNQ image☆154Updated 5 months ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- ☆127Updated 6 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆125Updated 3 months ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆55Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆47Updated last month
- ☆81Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- ☆111Updated last week
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- ☆44Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆27Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆30Updated 6 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 6 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago