Efinix-Inc / tinymlLinks
This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.
☆66Updated 4 months ago
Alternatives and similar repositories for tinyml
Users that are interested in tinyml are comparing it to the libraries listed below
Sorting:
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆153Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- PYNQ Composabe Overlays☆73Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆59Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆111Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- DPU on PYNQ☆226Updated 2 weeks ago
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- ☆207Updated last year
- Kria Vitis platforms and overlays☆104Updated 3 months ago
- ☆131Updated 2 months ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- Tutorials on HLS Design☆52Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- ☆116Updated last week
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆227Updated 5 months ago
- ☆65Updated 6 years ago
- ☆118Updated 4 years ago
- Tutorials on Vitis AI Created by LogicTronix!☆29Updated last year
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- ☆95Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year