Efinix-Inc / tinyml
This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.
☆48Updated last month
Related projects: ⓘ
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆81Updated 10 months ago
- PYNQ Composabe Overlays☆63Updated 3 months ago
- PYNQ support and examples for Kria SOMs☆89Updated last month
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆103Updated last year
- Board files to build Ultra 96 PYNQ image☆150Updated last week
- This project is trying to create a base vitis platform to run with DPU☆48Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆58Updated last month
- ☆108Updated 5 months ago
- ☆35Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆73Updated 11 months ago
- Kria Vitis platforms and overlays☆84Updated 2 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆55Updated this week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆74Updated 9 months ago
- Xilinx AXI VIP example of use☆29Updated 3 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆57Updated last week
- DPU on PYNQ☆198Updated 7 months ago
- IC implementation of TPU☆84Updated 4 years ago
- ☆63Updated 2 years ago
- ☆65Updated 9 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆31Updated 4 months ago
- ☆98Updated 7 months ago
- eyeriss-chisel3☆35Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆29Updated 3 years ago
- ☆140Updated last week
- ☆111Updated 3 months ago