☆22Aug 25, 2016Updated 9 years ago
Alternatives and similar repositories for Zedboard-old
Users that are interested in Zedboard-old are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Sep 19, 2019Updated 6 years ago
- ☆18Jul 28, 2022Updated 3 years ago
- Architect's workbench☆10May 5, 2016Updated 10 years ago
- Source code for Zynq OLED controller☆16Oct 11, 2020Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Aug 18, 2020Updated 5 years ago
- ☆14Mar 1, 2023Updated 3 years ago
- git clone from https://gnunet.org/svn/libmicrohttpd/☆13Feb 20, 2013Updated 13 years ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Expand wildcard imports in Python code☆14Jun 14, 2019Updated 6 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 8 months ago
- Node.js boilerplate - ES Modules + mocha tests + nyc coverage☆10Jan 7, 2023Updated 3 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Object Notation for Markup Language☆23Jan 6, 2023Updated 3 years ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆23Nov 28, 2025Updated 5 months ago
- download from opencores.org☆16May 4, 2018Updated 8 years ago
- A language built atop the Sparse Synchronous Model☆19Dec 23, 2023Updated 2 years ago
- ☆11Mar 22, 2016Updated 10 years ago
- Auction Algorithms in C++☆15Mar 2, 2017Updated 9 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 9 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆12Oct 17, 2019Updated 6 years ago
- Boilerplate for integrating unit testing in a PIC32 environment☆14Oct 4, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SiDeGame - Simplified Defusal Game☆13Apr 17, 2025Updated last year
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 7 months ago
- STUN client for Android☆18May 17, 2014Updated 12 years ago
- A reactor runtime written in C☆19Updated this week
- Try Lingua Franca now!☆21May 8, 2026Updated 2 weeks ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆99May 24, 2022Updated 4 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- A plugin for Hurricane VR that enables testing of VR gameplay using the mouse and keyboard, making it ideal for multiplayer development.☆17Jun 5, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LIB:Library for loading and saving Cypress FX2LP firmware☆26Jan 16, 2021Updated 5 years ago
- Setting up and updating to Hakchi2ce is now easy as 1, 2, 3!☆10Mar 23, 2018Updated 8 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- The interactive demo of the interpretation of the anomaly detection with Triadic Motif Fields.☆14Apr 11, 2021Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 4 months ago
- A simple way to manage and store the data related to all your research papers!☆17Apr 10, 2023Updated 3 years ago