poucotm / Verilog-GadgetView external linksLinks
π§ Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.
β44Jan 22, 2026Updated 3 weeks ago
Alternatives and similar repositories for Verilog-Gadget
Users that are interested in Verilog-Gadget are comparing it to the libraries listed below
Sorting:
- π This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)β16Dec 8, 2025Updated 2 months ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).β13Apr 16, 2024Updated last year
- OPAE porting to Xilinx FPGA devices.β39Aug 5, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generatorβ10Dec 29, 2021Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC acceleratorβ12Jul 29, 2019Updated 6 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Coreβ11Jul 4, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric toβ¦β12Feb 12, 2019Updated 7 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilogβ15Apr 11, 2019Updated 6 years ago
- P4FPGA is located at github.com/hanw/p4fpgaβ13Jan 27, 2017Updated 9 years ago
- A DMA Controller for RISCV CPUsβ13Aug 10, 2015Updated 10 years ago
- BFM Tester for Chisel HDLβ14Nov 27, 2021Updated 4 years ago
- β89May 4, 2017Updated 8 years ago
- My local copy of UVM-SystemCβ14Apr 27, 2024Updated last year
- Simple demo showing how to use the ping pong FIFOβ16May 2, 2016Updated 9 years ago
- CNN accelerator using NoC architectureβ17Dec 6, 2018Updated 7 years ago
- 16QAM modulation and demodulation by Verilogβ21Jan 4, 2021Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlistsβ15Jan 9, 2017Updated 9 years ago
- β18Jul 9, 2025Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.β18Nov 13, 2025Updated 3 months ago
- β16Apr 21, 2019Updated 6 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertionsβ21Dec 1, 2024Updated last year
- Andes Vector Extension support added to riscv-dvβ18May 29, 2020Updated 5 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSMβ17Nov 18, 2012Updated 13 years ago
- Generate testbench for your verilog module.β38Apr 3, 2018Updated 7 years ago
- Verilog Ethernet Switch (layer 2)β51Oct 18, 2023Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital componentsβ20Mar 10, 2018Updated 7 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"β18Jul 30, 2019Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgineβ21Mar 17, 2022Updated 3 years ago
- β23Oct 8, 2019Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.β25Nov 2, 2015Updated 10 years ago
- A verilog parserβ19Apr 12, 2024Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OSβ34Oct 23, 2025Updated 3 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Acceleratorβ28Nov 21, 2019Updated 6 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.β22Apr 30, 2019Updated 6 years ago
- This is my first trial project for designing RISC-V in Chiselβ17Apr 29, 2024Updated last year
- UVM Testbench For SystemVerilog Combinator Implementationβ57Jan 21, 2017Updated 9 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)β24Nov 10, 2024Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0β26Nov 14, 2022Updated 3 years ago
- FFT implement by verilog_ζ΅θ―ιͺθ―ε·²ιθΏβ61Sep 14, 2016Updated 9 years ago