๐ง Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.
โ46Mar 27, 2026Updated 4 months ago
Alternatives and similar repositories for Verilog-Gadget
Users that are interested in Verilog-Gadget are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ๐ This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)โ17May 14, 2026Updated 3 months ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).โ13Apr 16, 2024Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.โ40Aug 5, 2020Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilogโ15Apr 11, 2019Updated 7 years ago
- my rc filesโ12Mar 16, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer โข AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- โ92May 4, 2017Updated 9 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlistsโ15Jan 9, 2017Updated 9 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generatorโ11Dec 29, 2021Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC acceleratorโ12Jul 29, 2019Updated 7 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)โ23Nov 10, 2024Updated last year
- A DMA Controller for RISCV CPUsโ13Aug 10, 2015Updated 11 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital componentsโ20Mar 10, 2018Updated 8 years ago
- Generate testbench for your verilog module.โ40Apr 3, 2018Updated 8 years ago
- BFM Tester for Chisel HDLโ14Nov 27, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI โข AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog modules for software-defined radio.โ20Dec 31, 2012Updated 13 years ago
- P4FPGA is located at github.com/hanw/p4fpgaโ13Jan 27, 2017Updated 9 years ago
- SpinalHDL - Cryptography librariesโ62Jul 19, 2024Updated 2 years ago
- ๅบไบFPGA็FFTโ19Feb 18, 2019Updated 7 years ago
- โ26Oct 8, 2019Updated 6 years ago
- Project 2.2 Frequency counterโ12May 30, 2025Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric toโฆโ12Feb 12, 2019Updated 7 years ago
- This is my MTech Thesis Dissertation Topic.โ10Oct 21, 2022Updated 3 years ago
- โ18Jul 9, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer โข AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- โ18Jul 9, 2025Updated last year
- mirror of https://git.elphel.com/Elphel/x393_sataโ37May 12, 2020Updated 6 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation ofโฆโ11Jul 19, 2018Updated 8 years ago
- CNN accelerator using NoC architectureโ18Dec 6, 2018Updated 7 years ago
- Branch Predictor Optimization for BlackParrotโ15Mar 24, 2024Updated 2 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.โ11Jun 27, 2016Updated 10 years ago
- ๆๅฐๅ็ฎๆณๅฎ็ฐโ10Jul 12, 2020Updated 6 years ago
- Cross EDA Abstraction and Automationโ42Updated this week
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.โ25Nov 2, 2015Updated 10 years ago
- Managed Database hosting by DigitalOcean โข AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PyMTL3 wrapper of the Berkeley Hardfloat IPโ10Aug 9, 2023Updated 3 years ago
- โ16Apr 21, 2019Updated 7 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.โ22Apr 30, 2019Updated 7 years ago
- My local copy of UVM-SystemCโ14Apr 27, 2024Updated 2 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. Tโฆโ25Aug 29, 2012Updated 13 years ago
- Simple demo showing how to use the ping pong FIFOโ17May 2, 2016Updated 10 years ago
- FFT implement by verilog_ๆต่ฏ้ช่ฏๅทฒ้่ฟโ62Sep 14, 2016Updated 9 years ago