CatherineMeng / q-learning-accel-fpga
☆9Updated 4 years ago
Alternatives and similar repositories for q-learning-accel-fpga
Users that are interested in q-learning-accel-fpga are comparing it to the libraries listed below
Sorting:
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning☆13Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆38Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- ☆40Updated 10 months ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- ☆57Updated 5 years ago
- Verilog implementation of Softmax function☆65Updated 2 years ago
- ☆16Updated 4 years ago
- ☆71Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆81Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated 11 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- ☆64Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆150Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- ☆17Updated 5 months ago