CatherineMeng / FGYM-user-demoLinks
Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning
☆13Updated 4 years ago
Alternatives and similar repositories for FGYM-user-demo
Users that are interested in FGYM-user-demo are comparing it to the libraries listed below
Sorting:
- Python version of tools to work with AIG formatted files☆12Updated 7 months ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Updated 4 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- Simple Python interface for ABC☆26Updated 2 years ago
- https://arxiv.org/abs/1706.04972☆45Updated 7 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Open source version of ArchGym project.☆123Updated 8 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- ☆32Updated 2 years ago
- ☆16Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆16Updated 7 years ago
- ☆20Updated 3 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- DATuner Repository☆17Updated 7 years ago
- LLM4HWDesign Starting Toolkit☆19Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- ☆54Updated 6 months ago
- ☆10Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆29Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- ☆15Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆30Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated 11 months ago