CatherineMeng / FGYM-user-demoLinks
Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning
☆13Updated 4 years ago
Alternatives and similar repositories for FGYM-user-demo
Users that are interested in FGYM-user-demo are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12Updated 5 months ago
- https://arxiv.org/abs/1706.04972☆45Updated 6 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- ☆16Updated 7 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- Applying Deep Q-learning for Global Routing☆131Updated 5 years ago
- ☆31Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆26Updated 3 years ago
- Simple Python interface for ABC☆25Updated 2 years ago
- ☆20Updated 3 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆21Updated last year
- ☆16Updated 2 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆46Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Open source version of ArchGym project.☆121Updated 6 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆127Updated 2 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆27Updated 5 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- DATuner Repository☆17Updated 7 years ago
- ☆54Updated 5 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆58Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆18Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year