Alternatives and similar repositories for FGYM-user-demo

Users that are interested in FGYM-user-demo are comparing it to the libraries listed below

• CatherineMeng / q-learning-accel-fpga
  ☆9Updated 4 years ago
• Yu-Maryland / RESPECT
  RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)
  ☆11Updated 2 years ago
• lydiawunan / IronMan
  IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis
  ☆25Updated 3 years ago
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated last month
• sysu-eda / DeepRL-Scheduling
  A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
  ☆14Updated 4 years ago
• facebookresearch / AutoCAT
  AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks
  ☆45Updated 2 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• Entropy-xcy / sns
  ☆18Updated 2 years ago
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆17Updated 8 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• indrajeet95 / Device-Placement-Optimization-with-Reinforcement-Learning
  https://arxiv.org/abs/1706.04972
  ☆44Updated 6 years ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• yusx-swapp / GNN-RL-Model-Compression
  GNN-RL Compression: Topology-Aware Network Pruning using Multi-stage Graph Embedding and Reinforcement Learning
  ☆68Updated 2 years ago
• ycunxi / FLowGen-CNNs-DAC18
  ☆15Updated 7 years ago
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆13Updated 8 months ago
• UCLA-VAST / HARP
  ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS
  ☆21Updated last year
• baichen318 / rl-explorer
  ☆13Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated 11 months ago
• krzhu / abc_py
  Simple Python interface for ABC
  ☆23Updated 2 years ago
• laiyao1 / ChiPFormer
  The release for ICML 2023 paper
  ☆48Updated last year
• cure-lab / DeepGate2
  ☆15Updated 2 years ago
• lamda-bbo / WireMask-BBO
  Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"
  ☆25Updated last month
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆23Updated 3 years ago
• maestro-project / gamma
  ☆41Updated 11 months ago
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆37Updated 7 months ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆13Updated 2 years ago
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 3 years ago
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆16Updated 4 years ago
• sjtu-zhao-lab / hierarchical-gnn-for-hls
  DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
  ☆17Updated 6 months ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆22Updated last year