CatherineMeng / FGYM-user-demo
Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning
☆12Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for FGYM-user-demo
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆13Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆17Updated last month
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Simple Python interface for ABC☆23Updated last year
- ☆12Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆13Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- ☆15Updated 6 years ago
- ☆12Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- Benchmark Generator for Global Routing☆12Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆33Updated 6 months ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- Python version of tools to work with AIG formatted files☆10Updated 6 months ago
- Applying Deep Q-learning for Global Routing☆114Updated 4 years ago
- ☆45Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆10Updated last year
- ☆20Updated 6 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Awesome machine learning for logic synthesis☆24Updated 2 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 4 years ago
- ☆29Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆51Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆103Updated last year
- Dataset for ML-guided Accelerator Design☆31Updated this week
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆19Updated 2 years ago