CatherineMeng / FGYM-user-demo
Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning
☆13Updated 3 years ago
Alternatives and similar repositories for FGYM-user-demo:
Users that are interested in FGYM-user-demo are comparing it to the libraries listed below
- Simple Python interface for ABC☆23Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆14Updated 4 years ago
- ☆15Updated 6 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆20Updated last year
- ☆14Updated 2 years ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- https://arxiv.org/abs/1706.04972☆42Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- The release for ICML 2023 paper☆44Updated 8 months ago
- ☆29Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- Benchmark Generator for Global Routing☆12Updated 5 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆10Updated last year
- Applying Deep Q-learning for Global Routing☆121Updated 4 years ago
- Python version of tools to work with AIG formatted files☆10Updated 9 months ago
- LLM4HWDesign Starting Toolkit☆17Updated 4 months ago
- ☆14Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆15Updated 9 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆108Updated last year
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆44Updated last year
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆11Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Updated last year