gururaj-s / streamline
Streamline Covert Channel Attack (presented in ASPLOS'21)
☆19Updated 4 years ago
Alternatives and similar repositories for streamline:
Users that are interested in streamline are comparing it to the libraries listed below
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Reload+Refresh PoC☆14Updated 5 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆19Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- ☆17Updated 2 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆44Updated 5 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- ☆35Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆32Updated 4 years ago
- ☆18Updated 6 years ago
- HW interface for memory caches☆26Updated 4 years ago
- ☆16Updated last year
- ☆11Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- ☆23Updated 2 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆18Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆30Updated 6 years ago
- ☆12Updated 4 years ago
- ☆43Updated 6 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆50Updated 5 years ago
- A flush-reload side channel attack implementation☆46Updated 3 years ago