Streamline Covert Channel Attack (presented in ASPLOS'21)
☆22Feb 18, 2021Updated 5 years ago
Alternatives and similar repositories for streamline
Users that are interested in streamline are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MIRAGE (USENIX Security 2021)☆15Nov 8, 2023Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆38Jul 18, 2023Updated 3 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 6 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆54Jun 25, 2019Updated 7 years ago
- ☆11Nov 14, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆43Sep 19, 2019Updated 7 years ago
- ☆23Jun 17, 2022Updated 4 years ago
- Tool for testing and finding minimal eviction sets☆110May 6, 2021Updated 5 years ago
- New Cache implementation using Gem5☆12Apr 2, 2014Updated 12 years ago
- ☆18Jun 26, 2025Updated last year
- ☆14May 26, 2022Updated 4 years ago
- Automated test generator to detectcache side channel leakages.☆12Jul 1, 2019Updated 7 years ago
- ☆31Feb 20, 2024Updated 2 years ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆21Aug 3, 2018Updated 8 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- ☆14Jun 22, 2019Updated 7 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆19Jul 27, 2023Updated 3 years ago
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆27Jan 26, 2025Updated last year
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40May 20, 2019Updated 7 years ago
- Code for the CCS 2022 paper "Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels".☆17Oct 17, 2022Updated 4 years ago
- ☆18Aug 25, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code to evaluate XLATE attacks as well existing cache attacks.☆32Aug 17, 2018Updated 8 years ago
- (elastic) cuckoo hashing☆17Jun 20, 2020Updated 6 years ago
- ☆16Mar 18, 2025Updated last year
- Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)☆20Apr 2, 2026Updated 6 months ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆63Nov 4, 2017Updated 8 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆48May 19, 2023Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- This repository contains several tools to perform Prefetch Side-Channel Attacks☆64Feb 22, 2017Updated 9 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A flush-reload side channel attack implementation☆57Mar 26, 2022Updated 4 years ago
- Defeating Pointer Authentication on the Apple M1 with Hardware Attacks☆53Aug 12, 2022Updated 4 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆40Jun 10, 2020Updated 6 years ago
- ☆19Feb 18, 2021Updated 5 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆58Aug 21, 2019Updated 7 years ago
- ☆48Dec 19, 2018Updated 7 years ago