This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
☆57Aug 21, 2019Updated 6 years ago
Alternatives and similar repositories for Cache-Side-Channel-Attacks
Users that are interested in Cache-Side-Channel-Attacks are comparing it to the libraries listed below
Sorting:
- A flush-reload side channel attack implementation☆56Mar 26, 2022Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- A demo of Flush-Reload style Side-channel attack.☆10Feb 20, 2019Updated 7 years ago
- ☆198Jun 12, 2024Updated last year
- ☆13May 26, 2022Updated 3 years ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆11Aug 8, 2019Updated 6 years ago
- ☆13Jun 22, 2019Updated 6 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆42Sep 19, 2019Updated 6 years ago
- [arXiv'18] Security Analysis of Deep Neural Networks Operating in the Presence of Cache Side-Channel Attacks☆20Feb 19, 2020Updated 6 years ago
- ☆119Nov 14, 2022Updated 3 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆37Jul 18, 2023Updated 2 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆53Jun 25, 2019Updated 6 years ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆38Jun 10, 2020Updated 5 years ago
- This repository contains several tools to perform Cache Template Attacks☆164Nov 11, 2025Updated 3 months ago
- Microarchitectural exploitation and other hardware attacks.☆96Mar 25, 2024Updated last year
- Source code for DABANGG attack.☆10Mar 26, 2022Updated 3 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- Proof of Concept of exploit against Spectre Variant 2 Vulnerability☆23May 23, 2020Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 11 years ago
- This repository contains examples of Flush+Flush cache attacks☆169Oct 12, 2021Updated 4 years ago
- This projects detects ongoing Spectre attacks, by using a neural network to analyze HPCs (Hardware Performance Counters)☆31Oct 16, 2018Updated 7 years ago
- Cache side-channel attack AES android☆13Sep 6, 2017Updated 8 years ago
- FastSpec: Scalable Generation and Detection of Spectre Gadgets Using Neural Embeddings☆13Apr 12, 2023Updated 2 years ago
- Meltdown/Spectre experiments☆54Jan 5, 2018Updated 8 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- ☆16Nov 28, 2024Updated last year
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- Code examples and paper for the Spoiler-Attack☆17May 28, 2019Updated 6 years ago
- Research code to perform AES timing attacks circa 2006☆15Feb 13, 2014Updated 12 years ago
- ☆21Jun 17, 2022Updated 3 years ago
- This repository contains tools to perform modern cache attacks on ARM.☆295Dec 24, 2021Updated 4 years ago
- ☆22Jun 24, 2019Updated 6 years ago
- Dump privileged ARM system registers from usermode using variant 3a of Meltdown☆245Jan 12, 2018Updated 8 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Aug 7, 2022Updated 3 years ago