cwfletcher / sttLinks
☆35Updated 4 years ago
Alternatives and similar repositories for stt
Users that are interested in stt are comparing it to the libraries listed below
Sorting:
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated last month
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆33Updated 5 years ago
- ☆25Updated 2 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 5 years ago
- ☆18Updated 2 years ago
- ☆13Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- ☆17Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆48Updated 6 years ago
- ☆19Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 5 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 3 years ago
- ☆12Updated 3 years ago
- ☆12Updated 6 years ago
- gem5 configuration for intel's skylake micro-architecture☆49Updated 3 years ago
- HW interface for memory caches☆28Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 4 years ago