☆35Dec 14, 2025Updated 5 months ago
Alternatives and similar repositories for stt
Users that are interested in stt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Aug 22, 2022Updated 3 years ago
- ☆14Feb 18, 2021Updated 5 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆35Oct 16, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 10 months ago
- ☆21Feb 6, 2020Updated 6 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆26Jan 17, 2024Updated 2 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆76Nov 12, 2019Updated 6 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆30Oct 4, 2022Updated 3 years ago
- It is a public repository used for analyzing gem5 source code.☆20Jul 26, 2017Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- XML representation of the x86 instruction set☆29Feb 15, 2026Updated 3 months ago
- ☆10May 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Microscope: Enabling Microarchitectural Replay Attacks☆20Jun 26, 2020Updated 5 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆14Jan 17, 2025Updated last year
- ☆11Mar 2, 2025Updated last year
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 6 months ago
- ☆14Dec 30, 2021Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆20Sep 24, 2025Updated 7 months ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆39Sep 6, 2022Updated 3 years ago
- ☆32Apr 8, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SonicBOOM Spectre Attacks☆11Jul 18, 2021Updated 4 years ago
- ☆15Apr 13, 2021Updated 5 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆21Oct 13, 2022Updated 3 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 5 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 12 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Jul 14, 2020Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆25Jul 17, 2020Updated 5 years ago
- Deep learning side channel privileged memory reader☆45Jun 28, 2018Updated 7 years ago
- This repository contains several tools to perform Prefetch Side-Channel Attacks☆63Feb 22, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆26Mar 1, 2023Updated 3 years ago
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- ☆200Jun 12, 2024Updated last year
- ☆19Feb 18, 2021Updated 5 years ago
- This projects detects ongoing Spectre attacks, by using a neural network to analyze HPCs (Hardware Performance Counters)☆30Oct 16, 2018Updated 7 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39May 2, 2020Updated 6 years ago