cwfletcher / stt
☆34Updated 4 years ago
Alternatives and similar repositories for stt:
Users that are interested in stt are comparing it to the libraries listed below
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- New Cache implementation using Gem5☆13Updated 10 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆21Updated last year
- The artifact for SecSMT paper -- Usenix Security 2022☆26Updated 2 years ago
- ☆21Updated last year
- ☆30Updated 4 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆12Updated 4 years ago
- ☆15Updated 4 years ago
- ☆19Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆18Updated 4 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆43Updated 5 years ago
- ☆18Updated 2 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- Championship Value Prediction (CVP) simulator.☆15Updated 4 years ago
- ☆11Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆18Updated 5 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆14Updated 8 years ago
- Security Test Benchmark for Computer Architectures☆20Updated this week
- HW interface for memory caches☆26Updated 4 years ago
- ☆24Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago