☆34Dec 14, 2025Updated 2 months ago
Alternatives and similar repositories for stt
Users that are interested in stt are comparing it to the libraries listed below
Sorting:
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Aug 22, 2022Updated 3 years ago
- ☆14Feb 18, 2021Updated 5 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆34Oct 16, 2020Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- ☆21Feb 6, 2020Updated 6 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 5 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Jun 26, 2020Updated 5 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Jan 17, 2024Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Sep 24, 2025Updated 5 months ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆77Nov 12, 2019Updated 6 years ago
- ☆10May 12, 2023Updated 2 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- It is a public repository used for analyzing gem5 source code.☆20Jul 26, 2017Updated 8 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 11 years ago
- ☆14Dec 30, 2021Updated 4 years ago
- Code for the paper “There’s Always a Bigger Fish”☆32Nov 14, 2024Updated last year
- XML representation of the x86 instruction set☆29Feb 15, 2026Updated 2 weeks ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Sep 6, 2022Updated 3 years ago
- ☆33Apr 8, 2020Updated 5 years ago
- ☆11Mar 2, 2025Updated last year
- Deep learning side channel privileged memory reader☆45Jun 28, 2018Updated 7 years ago
- ☆15Apr 13, 2021Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Jul 17, 2020Updated 5 years ago
- ☆19Feb 18, 2021Updated 5 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Oct 13, 2022Updated 3 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- ☆19Jun 20, 2020Updated 5 years ago
- ☆25Mar 1, 2023Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Jul 14, 2020Updated 5 years ago
- This repository contains several tools to perform Prefetch Side-Channel Attacks☆63Feb 22, 2017Updated 9 years ago
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Tool for testing and finding minimal eviction sets☆108May 6, 2021Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆113May 12, 2022Updated 3 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Oct 18, 2019Updated 6 years ago