michaeljclark / rv8-bench
rv8 benchmark suite
☆19Updated 4 years ago
Alternatives and similar repositories for rv8-bench:
Users that are interested in rv8-bench are comparing it to the libraries listed below
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆14Updated 3 years ago
- ☆23Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆20Updated 2 weeks ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 5 months ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆9Updated last year
- MIRAGE (USENIX Security 2021)☆12Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated last week
- ☆15Updated 3 months ago
- ☆34Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated 7 months ago
- RISC-V Security HC admin repo☆17Updated 2 months ago
- ☆18Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 2 months ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- Extremely Simple Microbenchmarks☆32Updated 6 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆15Updated 4 months ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- ☆12Updated 4 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆19Updated last year
- ☆14Updated last year
- ☆38Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- HW interface for memory caches☆26Updated 4 years ago