kazutomo / Chisel-MatMulLinks
☆18Updated this week
Alternatives and similar repositories for Chisel-MatMul
Users that are interested in Chisel-MatMul are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago
- ☆90Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated last week
- ☆62Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 3 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- ☆52Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆117Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆38Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆161Updated 11 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- RiVEC Bencmark Suite☆127Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- ☆36Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆118Updated 2 months ago
- Provides various testers for chisel users☆100Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated 2 weeks ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago