SNU-HPCS / NeuroSync
NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)
☆7Updated last year
Related projects: ⓘ
- I will share some useful or interesting papers about neuromorphic processor☆14Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆11Updated 2 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆23Updated last month
- ☆16Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- ☆23Updated 5 months ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆10Updated 5 months ago
- ☆27Updated 4 years ago
- ☆14Updated last year
- An energy simulation framework for BPTT-based SNN inference and training.☆14Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆40Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆9Updated 2 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆15Updated 2 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- ☆25Updated 3 years ago
- ☆11Updated 9 months ago
- ☆23Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆20Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆28Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆23Updated 2 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 3 weeks ago
- ☆12Updated 3 years ago
- PUMA Compiler☆24Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆49Updated last year
- ☆17Updated last year