Ek0n / ALU74181Links
Verilog implementation of 74181 ALU chip
☆12Updated 7 years ago
Alternatives and similar repositories for ALU74181
Users that are interested in ALU74181 are comparing it to the libraries listed below
Sorting:
- ☆13Updated 3 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆16Updated last year
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year
- Library to convert a FASM file into BELs importable into Vivado.☆13Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- Simulation VCD waveform viewer, using old Motif UI☆26Updated 2 years ago
- Minimal microprocessor☆21Updated 8 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆29Updated 2 years ago
- 16 bit RISC-V proof of concept☆24Updated 10 months ago
- My optimistic - yet unexpectedly successful - attempt to create a LEON3 inside my FPGA boards (ZestSC1, Pano Logic G2)☆12Updated 4 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 2 weeks ago
- Learn how to create your own 32-bit system from scratch.☆13Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 5 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆22Updated 9 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆31Updated 10 months ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 3 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated last year
- A Python based 8085 assembler.☆13Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A design for TinyTapeout☆16Updated 2 years ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- ☆51Updated 8 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- ☆14Updated last year