kunliu7 / FPGA-based-image-processingLinks
Uart transport + image processing + VGA display 基于FPGA的图像处理,包括Uart和VGA
☆16Updated 5 years ago
Alternatives and similar repositories for FPGA-based-image-processing
Users that are interested in FPGA-based-image-processing are comparing it to the libraries listed below
Sorting:
- FPGA图像处理-- 车牌定位,包括二值化,腐蚀,膨胀,sobel边缘检测,水平投影和垂 直投影等☆50Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆139Updated last year
- FPGA实现简单的图像处理算法☆63Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆212Updated 2 months ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆120Updated 2 months ago
- 帧差法运动目标检测,基于ZYNQ7020☆79Updated 4 years ago
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆18Updated last year
- 基于FPGA的二维卷积识别任务☆26Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- FPGA图像处理仿真平台☆28Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆87Updated 3 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆40Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- fpga读取摄像头数据上传到上位机,720P@60Hz☆19Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- 基于FPGA进行车牌识别☆83Updated 2 years ago
- 基于ov5640摄像头的实时显示☆15Updated 3 years ago
- FPGA project☆234Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆562Updated 4 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆55Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 4 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆261Updated last year
- some interesting demos for starters☆91Updated 3 years ago