kunliu7 / FPGA-based-image-processingLinks
Uart transport + image processing + VGA display 基于FPGA的图像处理,包括Uart和VGA
☆15Updated 5 years ago
Alternatives and similar repositories for FPGA-based-image-processing
Users that are interested in FPGA-based-image-processing are comparing it to the libraries listed below
Sorting:
- 2023集创赛紫光同创杯一等奖 项目☆136Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆206Updated last month
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated last month
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆556Updated 4 years ago
- FPGA实现简单的图像处理算法☆62Updated 2 years ago
- FPGA project☆229Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆134Updated 2 years ago
- FPGA图像处理-- 车牌定位,包括二值化,腐蚀,膨胀,sobel边缘检测,水平投影和垂直投影等☆50Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆145Updated 5 years ago
- 基于FPGA进行车牌识别☆82Updated 2 years ago
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆18Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- some interesting demos for starters☆89Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆40Updated 3 years ago
- fpga跑sobel识别算法☆43Updated 4 years ago
- FPGA图像处理仿真平台☆27Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆171Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆53Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- 数字IC设计 学习笔记☆158Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- CPU Design Based on RISCV ISA☆123Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆259Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- 基于FPGA的二维卷积识别任务☆26Updated 2 years ago