redlightASl / NotesLinks
☆80Updated 3 weeks ago
Alternatives and similar repositories for Notes
Users that are interested in Notes are comparing it to the libraries listed below
Sorting:
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆67Updated 3 months ago
- ☆151Updated last month
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 3 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆58Updated last year
- NJU Virtual Board☆283Updated last week
- An exquisite superscalar RV32GC processor.☆159Updated 6 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 9 months ago
- ☆86Updated 2 months ago
- CPU Design Based on RISCV ISA☆117Updated last year
- ☆68Updated 2 years ago
- riscv指令集,单周期以及五级流水线CPU☆77Updated 6 months ago
- ☆66Updated 11 months ago
- 在vscode上的数字设计开发插件☆382Updated 2 years ago
- AXI协议规范中文翻译版☆153Updated 3 years ago
- ☆73Updated 2 months ago
- ☆222Updated 4 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- FPGA的学习路线与书籍整理☆48Updated 2 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated 10 months ago
- ☆38Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆148Updated 6 years ago
- ☆37Updated 4 years ago
- ☆177Updated last year
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆13Updated 3 years ago
- The project includes codes, specification, presentation and other information.☆26Updated 4 years ago
- ☆147Updated 3 weeks ago