redlightASl / Notes
☆54Updated last month
Related projects: ⓘ
- NJU Virtual Board☆217Updated last month
- ☆108Updated 2 weeks ago
- riscv指令集,单周期以及五级流水线CPU☆16Updated 4 months ago
- 一生一芯的信息发布和内容网站☆119Updated 9 months ago
- ☆40Updated 2 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆46Updated 6 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆120Updated 2 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆51Updated last year
- ☆88Updated 11 months ago
- ☆55Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆95Updated 2 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆60Updated 2 years ago
- 从零开始设计一个CPU (Verilog)☆48Updated 3 years ago
- An exquisite superscalar RV32GC processor.☆133Updated 4 months ago
- ☆50Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 6 months ago
- ☆75Updated last week
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆131Updated 5 years ago
- ☆10Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- ☆25Updated this week
- CPU Design Based on RISCV ISA☆70Updated 3 months ago
- All in one vscode plugin for HDL development☆367Updated last week
- ☆201Updated 3 years ago
- NSCSCC 信息整合☆218Updated 3 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆23Updated 3 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆26Updated last year
- 一生一芯项目☆11Updated 10 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆435Updated last month
- ☆60Updated 6 months ago