redlightASl / NotesLinks
☆79Updated last week
Alternatives and similar repositories for Notes
Users that are interested in Notes are comparing it to the libraries listed below
Sorting:
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- ☆150Updated this week
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆63Updated last month
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- ☆66Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆66Updated 10 months ago
- ☆64Updated last month
- ☆86Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆54Updated last year
- 我设计了一些数字集成电路的教学实验,供大家学习~☆26Updated 4 months ago
- ☆38Updated last year
- An exquisite superscalar RV32GC processor.☆156Updated 4 months ago
- 5 stage pipeline, single cycle risc-V implementation☆22Updated last year
- riscv指令集,单周期以及五级流水线CPU☆68Updated 5 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- NJU Virtual Board☆278Updated last month
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- ☆28Updated 2 months ago
- ☆61Updated 2 years ago
- A simple RISC-V CPU written in Verilog.☆63Updated 9 months ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆20Updated 4 months ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆164Updated 7 months ago
- ☆37Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆135Updated 11 months ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆14Updated 8 months ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆94Updated 3 weeks ago
- 一生一芯项目☆13Updated last year