redlightASl / Notes
☆64Updated this week
Alternatives and similar repositories for Notes:
Users that are interested in Notes are comparing it to the libraries listed below
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- NJU Virtual Board☆246Updated 3 weeks ago
- ☆125Updated 4 months ago
- CPU Design Based on RISCV ISA☆83Updated 7 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated 10 months ago
- ☆78Updated 3 weeks ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 6 months ago
- ☆49Updated 3 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆131Updated 3 months ago
- 一生一芯的信息发布和内容网站☆125Updated last year
- ☆54Updated last year
- ☆61Updated 5 months ago
- 2023集创赛紫光同创杯一等奖项目☆79Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆25Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- AXI协议规范中文翻译版☆137Updated 2 years ago
- riscv指令集,单周期以及五级流水线CPU☆30Updated last week
- An exquisite superscalar RV32GC processor.☆148Updated this week
- ☆38Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 10 months ago
- ☆128Updated last year
- FPGA实现各种小游戏,学习并快乐着☆67Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆35Updated 5 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆21Updated last year
- ☆63Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆46Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- some interesting demos for starters☆68Updated 2 years ago
- 在vscode上的数字设计开发插件☆344Updated last year