redlightASl / NotesLinks
☆86Updated last month
Alternatives and similar repositories for Notes
Users that are interested in Notes are comparing it to the libraries listed below
Sorting:
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 3 years ago
- ☆160Updated last month
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆77Updated 9 months ago
- NJU Virtual Board☆297Updated 4 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆33Updated 3 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆161Updated 7 years ago
- An exquisite superscalar RV32GC processor.☆164Updated last year
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- CPU Design Based on RISCV ISA☆127Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- ☆72Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- ☆37Updated 4 years ago
- ☆91Updated 3 months ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆258Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆34Updated 4 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- riscv指令集,单周期以及五级流水线CPU☆105Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆62Updated last year
- The project includes codes, specification, presentation and other information.☆26Updated 5 years ago
- FPGA实现各种小游戏,学习并快乐着☆78Updated 3 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆17Updated last year
- 在vscode上的数字设计开发插件☆393Updated 2 years ago
- ☆217Updated 3 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- ☆228Updated 4 years ago
- 5 stage pipeline, single cycle risc-V implementation☆27Updated last year
- ☆67Updated last year