This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral circuit simulation. The goal is to support system boot, startup, operation, interrupt handling, peripheral control, and other functions.
☆75Apr 15, 2025Updated 10 months ago
Alternatives and similar repositories for riscv-mcu
Users that are interested in riscv-mcu are comparing it to the libraries listed below
Sorting:
- ☆19Nov 26, 2024Updated last year
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆19Jan 11, 2025Updated last year
- An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…☆20Dec 13, 2023Updated 2 years ago
- riscv指令集，单周期以及五级流水线CPU☆108Jan 6, 2025Updated last year
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- 5 stage pipeline, single cycle risc-V implementation☆28Mar 9, 2024Updated 2 years ago
- CPU Design Based on RISCV ISA☆130Jun 14, 2024Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆75Jan 15, 2023Updated 3 years ago
- ☆72Apr 23, 2023Updated 2 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 2 years ago
- NUDT 高级体系结构实验☆35Sep 21, 2024Updated last year
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆20Apr 16, 2025Updated 10 months ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆83Jun 5, 2019Updated 6 years ago
- AXI协议规范中文翻译版☆171Jul 5, 2022Updated 3 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆13Oct 30, 2018Updated 7 years ago
- This repo contains some object detection algorithms and techniques (Not ML algorithms). This is aimed to get coordinates, width, height, …☆12Nov 26, 2020Updated 5 years ago
- Iskander is an open source driver for BLDC motors, the hardware support Six step commutation and FOC, still in the experimental phase but…☆12Aug 1, 2021Updated 4 years ago
- ☆12Feb 7, 2023Updated 3 years ago
- ☆93Sep 30, 2025Updated 5 months ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- ☆42Oct 7, 2023Updated 2 years ago
- Cloudify blueprint for vYOS vRouter deployment in spoke-n'-hub concept☆11Feb 13, 2019Updated 7 years ago
- A Novel Semantic Segmentation Network using Enhanced Boundaries in Cluttered Scenes (WACV 2025)☆12Aug 11, 2025Updated 6 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- ☆10May 26, 2023Updated 2 years ago
- ☆10Jan 26, 2025Updated last year
- HoloCubic 基于esp32-arduino的天气时钟、相册、视频播放、桌面投屏、web服务、bilibili粉丝等☆14Jan 6, 2022Updated 4 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 面向对象的单片机按键驱动程序，支持gpio和adc按键，具有多种事件处理方式（Microcontroller button driver program）☆11Mar 29, 2023Updated 2 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- SQLite database file parser in pure JavaScript☆12Apr 28, 2022Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago