Alternatives and similar repositories for riscv-mcu:

Users that are interested in riscv-mcu are comparing it to the libraries listed below

• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆55Updated 4 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆28Updated 2 years ago
• redlightASl / Notes
  ☆77Updated last month
• Xinyang-ZHANG / RISC_V_RV32I_5stage_pipeline
  5 stage pipeline, single cycle risc-V implementation
  ☆22Updated last year
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆107Updated 10 months ago
• OSCPU / ysyx-workbench
  ☆148Updated 2 weeks ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆64Updated 2 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆91Updated this week
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• USTC-System-Courses / CECS-Lab
  ☆36Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆274Updated 3 weeks ago
• OSCPU / ysyxSoC
  ☆86Updated last week
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆156Updated 3 months ago
• OSCPU / yosys-sta
  ☆63Updated 3 weeks ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆156Updated 6 months ago
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 9 months ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆145Updated 6 years ago
• suisuisi / FPGAandGames
  FPGA实现各种小游戏，学习并快乐着
  ☆71Updated 2 years ago
• ysyx-ta / ysyx-slides
  ☆25Updated last month
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆63Updated 2 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆147Updated 2 years ago
• BigPig-Bro / udp_gmii_ov5640
  本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。
  ☆45Updated last year
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆105Updated 2 years ago
• WeitaoZhu / Integrated_Circuits_and_Semiconductor
  Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍
  ☆87Updated 2 years ago
• Starrynightzyq / Nexys4DDR-ARM-M3-Plate-Recognition
  车牌识别,FPGA,2019全国大学生集成电路创新创业大赛
  ☆137Updated 5 years ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆144Updated last week
• leesum1 / ysyx
  一生一芯项目
  ☆13Updated last year
• fuzhidai / CPU-Design-Based-on-RISC-V
  Development using Verilog programing language and Vivado IDE .
  ☆14Updated 5 years ago
• xiaoerlang0359 / E203plus
  upgrade to e203 (a risc-v core)
  ☆43Updated 4 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year