This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral circuit simulation. The goal is to support system boot, startup, operation, interrupt handling, peripheral control, and other functions.
☆75Apr 15, 2025Updated 11 months ago
Alternatives and similar repositories for riscv-mcu
Users that are interested in riscv-mcu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 5 months ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆21Jan 11, 2025Updated last year
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- riscv指令集，单周期以及五级流水线CPU☆126Jan 6, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- testing MLP, DQN, PPO, SAC, policy-gradient by snakeAI☆11May 6, 2025Updated 10 months ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆30Mar 11, 2019Updated 7 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69May 9, 2023Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- 中国科学技术大学龙芯杯参赛作品仓库合集☆16Oct 2, 2024Updated last year
- ☆14Jun 30, 2019Updated 6 years ago
- 5 stage pipeline, single cycle risc-V implementation☆30Mar 9, 2024Updated 2 years ago
- CPU Design Based on RISCV ISA☆135Jun 14, 2024Updated last year
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆77Jan 15, 2023Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 2 years ago
- NUDT 高级体系结构实验☆35Sep 21, 2024Updated last year
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆83Jun 5, 2019Updated 6 years ago
- ☆73Apr 23, 2023Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- SQLite database file parser in pure JavaScript☆12Apr 28, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Official Code Repository for Sim-to-Real Deep Reinforcement Learning for UAV Obstacle Avoidance Under Measurement Uncertainty☆16Jul 12, 2023Updated 2 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆52Apr 23, 2020Updated 5 years ago
- ☆43Oct 7, 2023Updated 2 years ago
- ☆16Jan 1, 2023Updated 3 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Oct 27, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- AXI协议规范中文翻译版☆171Jul 5, 2022Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- Example of RISC-V Vector programming☆27Sep 4, 2025Updated 6 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆31Nov 2, 2023Updated 2 years ago