renyangang / riscv-mcu
This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral circuit simulation. The goal is to support system boot, startup, operation, interrupt handling, peripheral control, and other functions.
☆27Updated this week
Related projects ⓘ
Alternatives and complementary repositories for riscv-mcu
- NJU Virtual Board☆235Updated 3 months ago
- An exquisite superscalar RV32GC processor.☆143Updated 6 months ago
- ☆119Updated 2 months ago
- ☆102Updated last year
- ☆65Updated last week
- ☆178Updated last year
- 一生一芯的信息发布和内容网站☆123Updated last year
- ☆83Updated last week
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- All in one vscode plugin for HDL development☆403Updated this week
- ☆60Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- ☆116Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆162Updated 3 years ago
- Documentation for XiangShan☆350Updated last week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- ☆32Updated last year
- ☆236Updated this week
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆12Updated 5 years ago
- ☆43Updated 4 months ago
- Official website for Jiachen Project (甲辰计划).☆48Updated 8 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆476Updated 3 months ago
- ☆76Updated 2 months ago
- NSCSCC 信息整合☆220Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆143Updated 11 months ago
- ☆52Updated last year
- The Ultra-Low Power RISC Core☆47Updated 5 years ago
- 在vscode上的数字设计开发插件☆326Updated last year
- 5 stage pipeline, single cycle risc-V implementation☆16Updated 8 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- 本课程基于Rui的chibicc,@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构,同时加入了大量的中文注释,并且配有316节对应于每一个commit的课程,帮助读者可以层层推进、逐步深入的学习编译器的构造。☆332Updated last year