This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral circuit simulation. The goal is to support system boot, startup, operation, interrupt handling, peripheral control, and other functions.
☆81Apr 15, 2025Updated last year
Alternatives and similar repositories for riscv-mcu
Users that are interested in riscv-mcu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Nov 26, 2024Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 10 months ago
- CPU Design Based on RISCV ISA☆145Jun 14, 2024Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- riscv指令集，单周期以及五级流水线CPU☆133Jan 6, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI Interconnect☆58Aug 20, 2021Updated 4 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆25Jan 11, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆11May 15, 2022Updated 4 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69May 9, 2023Updated 3 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- verilog 实现的 RISC-V 流水线处理器☆10Jul 15, 2022Updated 4 years ago
- ☆14Jun 30, 2019Updated 7 years ago
- An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…☆26Dec 13, 2023Updated 2 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 8 months ago
- NUDT 高级体系结构实验☆33Sep 21, 2024Updated last year
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated last year
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 3 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆85Jun 5, 2019Updated 7 years ago
- ☆10Jun 24, 2020Updated 6 years ago
- MiniMIPS32 五级流水线处理器 Verilog建模和Logisim建模☆12Dec 28, 2020Updated 5 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆14Aug 1, 2023Updated 3 years ago
- A simple tool using PC mouse via USART to control MCU and LCD/OLED (with LVGL library), if your screen cannot be controlled by touch. 用电脑…☆10Sep 20, 2021Updated 4 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- 5 stage pipeline, single cycle risc-V implementation☆35Mar 9, 2024Updated 2 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆93Aug 8, 2026Updated last week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- ☆27Aug 11, 2021Updated 5 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Oct 26, 2023Updated 2 years ago
- Iskander is an open source driver for BLDC motors, the hardware support Six step commutation and FOC, still in the experimental phase but…☆12Aug 1, 2021Updated 5 years ago
- Complete NEMU based on RISC-V instruction set☆14Apr 10, 2024Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- ☆44Oct 7, 2023Updated 2 years ago
- AXI协议规范中文翻译版☆189Jul 5, 2022Updated 4 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago