Alternatives and similar repositories for riscv-mcu:

Users that are interested in riscv-mcu are comparing it to the libraries listed below

• redlightASl / Notes
  ☆68Updated last month
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆255Updated last month
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆149Updated last month
• OSCPU / ysyx-workbench
  ☆133Updated 5 months ago
• USTC-System-Courses / CECS-Lab
  ☆31Updated last year
• ISRC-CAS / riscv-isa-manual-cn
  ☆133Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆57Updated 2 years ago
• OSCPU / yosys-sta
  ☆53Updated last month
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆128Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆139Updated 4 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆57Updated last year
• Xinyang-ZHANG / RISC_V_RV32I_5stage_pipeline
  5 stage pipeline, single cycle risc-V implementation
  ☆18Updated 11 months ago
• DawnCarol / DawnCarol
  ☆124Updated last week
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆51Updated 3 years ago
• OSCPU / ysyxSoC
  ☆79Updated last week
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆168Updated 3 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆140Updated 6 years ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆89Updated 8 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆102Updated 2 years ago
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆34Updated last month
• runninglinuxkernel / riscv_programming_practice
  ☆193Updated last year
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• verimake-team / SparkRoad-V
  ☆62Updated last month
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆31Updated 5 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 11 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆25Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• OSCPU / NutShell-doc
  ☆120Updated 2 years ago
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆47Updated 5 years ago