Alternatives and similar repositories for riscv-mcu:

Users that are interested in riscv-mcu are comparing it to the libraries listed below

• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆261Updated 2 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆144Updated last year
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆151Updated 2 months ago
• OSCPU / ysyx-workbench
  ☆138Updated 6 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆143Updated 4 months ago
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 7 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆26Updated 2 years ago
• OSCPU / yosys-sta
  ☆57Updated 2 months ago
• redlightASl / Notes
  ☆69Updated 2 weeks ago
• USTC-System-Courses / CECS-Lab
  ☆34Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆128Updated last year
• OSCPU / ysyxSoC
  ☆79Updated 3 weeks ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆59Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆33Updated 5 months ago
• DawnCarol / DawnCarol
  ☆131Updated last month
• runninglinuxkernel / riscv_programming_practice
  ☆196Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆60Updated 2 years ago
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆52Updated 3 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆15Updated 5 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆169Updated 3 years ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆528Updated 7 months ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆142Updated 6 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆22Updated last year
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆124Updated 8 months ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆93Updated 8 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆125Updated 2 years ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• OSCPU / ysyx-exam
  ☆20Updated last year