Tan-YiFan / DigitalLogic-Autumn2020
复旦大学 数字逻辑与部件设计实验 2020秋
☆42Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for DigitalLogic-Autumn2020
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆65Updated 4 years ago
- ☆52Updated last year
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆17Updated 5 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 4 months ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆12Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆24Updated 3 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated 8 months ago
- NSCSCC2022龙芯杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆53Updated 8 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆43Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆114Updated 4 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆15Updated 3 years ago
- 一生一芯CPU/目前做到总线之前/主要考虑ASIC DV☆12Updated this week
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- ☆60Updated 3 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆135Updated 5 years ago
- ☆76Updated 2 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆40Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆34Updated 4 years ago
- ☆65Updated last week
- 一生一芯项目☆11Updated last year
- riscv指令集,单周期以及五级流水线CPU☆22Updated 6 months ago
- ☆119Updated 2 months ago
- 单周期 8指令 MIPS32CPU☆84Updated 2 years ago
- Mips五级流水线CPU☆31Updated last year
- NSCSCC 信息整合☆220Updated 3 years ago
- CPU Design Based on RISCV ISA☆76Updated 5 months ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆12Updated 5 years ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago