Tan-YiFan / DigitalLogic-Autumn2020Links
复旦大学 数字逻辑与部件设计实验 2020秋
☆51Updated 3 years ago
Alternatives and similar repositories for DigitalLogic-Autumn2020
Users that are interested in DigitalLogic-Autumn2020 are comparing it to the libraries listed below
Sorting:
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆84Updated 5 years ago
- riscv指令集,单周期以及五级流水线CPU☆79Updated 7 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆139Updated last year
- 单周期 8指令 MIPS32CPU☆91Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆30Updated 3 years ago
- ☆68Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 3 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 2 years ago
- 我设计了一些数字集成电路的教学实验,供大家学习~☆28Updated 6 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆148Updated 6 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆25Updated last year
- Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU☆13Updated 3 years ago
- NSCSCC 信息整合☆251Updated 4 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated 11 months ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆239Updated 8 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆126Updated 4 years ago
- CPU Design Based on RISCV ISA☆118Updated last year
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 3 years ago
- NSCSCC2022龙芯杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆78Updated last year
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆16Updated 3 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料☆38Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- 一步一步写MIPS CPU☆821Updated 4 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Updated 3 years ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- ☆66Updated last year
- Collect some IC textbooks for learning.☆150Updated 2 years ago