Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…
☆31Mar 5, 2021Updated 5 years ago
Alternatives and similar repositories for 32-Verilog-Mini-Projects
Users that are interested in 32-Verilog-Mini-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Project☆22Aug 30, 2021Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- (Locally Debiased) Region Contrast Saliency☆12Aug 4, 2014Updated 12 years ago
- This is the MATLAB source code of a haze removal algorithm published in Remote Sensing (MDPI) under the title "Robust Single-Image Haze R…☆14Dec 10, 2021Updated 4 years ago
- depth estimation from RGB vision based tactile sensor GelSlim 4.0☆15Sep 25, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- 马督工视频文稿 + 分析 + 学习☆15Jul 16, 2026Updated 3 weeks ago
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated last month
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated last year
- Trae默认很多文件都在C盘，占用大量空间，使用久了导致C盘空间报警。使用这个小工具，将依赖文件用软式链接放到其他位置，安全解放C盘！☆15May 21, 2026Updated 2 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- ☆18Apr 17, 2026Updated 3 months ago
- 在线编译器前端界面☆16Mar 24, 2022Updated 4 years ago
- ☆29Aug 10, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains resources to prepare for Quant interviews.☆29Jun 25, 2024Updated 2 years ago
- Hardcaml Circuits☆26Jul 10, 2026Updated last month
- 基于PHP的在线服务器代码编辑工具☆16Jul 10, 2020Updated 6 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- General Purpose AXI Direct Memory Access☆80May 12, 2024Updated 2 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Jul 18, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆66Jun 7, 2026Updated 2 months ago
- This repository consists of all chipdev.io practice questions☆28Oct 11, 2023Updated 2 years ago
- The gradient-based nonlinear model predictive control software GRAMPC☆24Mar 25, 2026Updated 4 months ago
- This repository will consist of python code for image and video dehazing of underwater and foggy images☆32Apr 29, 2020Updated 6 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 5 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- Vehicle detection and Motion tracking algorithm using OpenCV libraries in C++☆29Jul 30, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Latest Profvds VPS Coupon Codes for 2024 - Organized Summary of Profvds VPS Promotions☆22Jan 5, 2025Updated last year
- FPGA-based SATA-DMA Host Controller☆34Nov 20, 2025Updated 8 months ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆21Feb 8, 2023Updated 3 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago