A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC
☆22Feb 22, 2020Updated 6 years ago
Alternatives and similar repositories for mpsoc_axidma
Users that are interested in mpsoc_axidma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MPSoC architecture for accelerating drone components and interfacing with ROS2.☆20May 12, 2025Updated 11 months ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- ☆17Jun 5, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆105Jul 21, 2018Updated 7 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 weeks ago
- Coderefinery project website.☆11Apr 1, 2026Updated last month
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Cross Platform GUI Application Template Project☆14Oct 31, 2022Updated 3 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Saleae Logic Dshot (ESC protocol) Plugin☆10Apr 10, 2024Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 3 years ago
- ☆13Apr 24, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Write a simple file system from zero.☆12Apr 14, 2024Updated 2 years ago
- Automate device under test hardware for testing, quality control and manufacturing.☆14Apr 7, 2026Updated 3 weeks ago
- Example projects for snickerdoodle☆29Jan 23, 2026Updated 3 months ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆133Aug 14, 2025Updated 8 months ago
- firmata firmware for the BGM111 co-processor on the balenaFin☆12Nov 16, 2022Updated 3 years ago
- MegaRAC Open Redfish Framework☆15May 7, 2018Updated 7 years ago
- OpenEmbedded/Yocto layer for topic products. Contains BSP for Miami boards and Florida carriers.☆16Apr 22, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- LaTeX document class for electronics datasheets☆10Apr 17, 2021Updated 5 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆537Jan 12, 2023Updated 3 years ago
- Snickerdoodle board from krtl with PYNQ☆13Nov 17, 2019Updated 6 years ago
- 我们基于Xilinx PYNQ-Z2的强大图像处理能力，设计了一款低成本高性能，硬件可灵活配置，处理速度强大的远端现场微缺陷检测设备。Xilinx已内嵌入OpenCV 库，包含有50多项硬件优化的OpenCV 功能，包括Gausian、 Median、Bilateral、H…☆26Nov 24, 2019Updated 6 years ago
- System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…☆12Jun 2, 2016Updated 9 years ago
- Vim thingies☆11Jan 16, 2019Updated 7 years ago
- All firmware for the BLEduino: Sketches, BLE library and BLEduino BLE profile.☆25Aug 30, 2014Updated 11 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 3 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- ☆26May 31, 2021Updated 4 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- ☆21May 9, 2024Updated last year
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago