dawsonjon / FPGA-TX
FPGA based transmitter
☆94Updated 8 years ago
Alternatives and similar repositories for FPGA-TX:
Users that are interested in FPGA-TX are comparing it to the libraries listed below
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- AD9361 based USB3 SDR☆108Updated 7 years ago
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆103Updated 3 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆95Updated 8 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆101Updated 5 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆88Updated 2 years ago
- Turn your STM32F7-Discovery into a portable SDR with RTL-SDR USB dongle☆38Updated 8 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆80Updated 8 years ago
- RTL implementation of components for DVB-S2☆116Updated last year
- pynq framework for antsdr☆34Updated 10 months ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆41Updated last week
- AD936x+7Z020+USB HS dongle, In development...☆51Updated 3 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆51Updated 6 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆82Updated last year
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆46Updated 8 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- ☆37Updated 7 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated last month
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- An SDR for Raspberry Pi☆35Updated 4 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆75Updated 5 years ago
- Over-engineered SDR development board☆38Updated 5 months ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- OpenHT FPGA design☆32Updated 10 months ago
- ☆41Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago