AlexandreSinger / mlir-beginner-friendly-tutorial
This is a beginner-friendly tutorial on MLIR from the perspective of a user of MLIR, not a compiler engineer. This tutorial will introduce why MLIR exists and how it is used to compile code at different levels of abstraction. This tutorial will focus on working with the "core" dialects of MLIR.
☆11Updated 3 weeks ago
Alternatives and similar repositories for mlir-beginner-friendly-tutorial:
Users that are interested in mlir-beginner-friendly-tutorial are comparing it to the libraries listed below
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated this week
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- ☆42Updated 2 weeks ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- ☆13Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆66Updated last week
- Making cocotb testbenches that bit easier☆29Updated this week
- DUTH RISC-V Microprocessor☆19Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- ☆10Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- ☆86Updated last year
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆23Updated 6 months ago
- ☆11Updated 4 months ago
- ☆26Updated 5 years ago
- Branch Predictor Optimization for BlackParrot☆16Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆22Updated 6 years ago
- ☆18Updated 7 years ago