0BAB1 / BRH_TutorialsLinks
[BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.
☆63Updated 2 months ago
Alternatives and similar repositories for BRH_Tutorials
Users that are interested in BRH_Tutorials are comparing it to the libraries listed below
Sorting:
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆146Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆112Updated 9 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆408Updated last week
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆268Updated 3 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆108Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆86Updated 3 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆140Updated 3 months ago
- ☆103Updated 2 years ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆266Updated 5 months ago
- Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…☆229Updated this week
- ☆346Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆126Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- Communication framework for RTL simulation and emulation.☆294Updated last week
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆30Updated 9 months ago
- Temporary repo to gather information about the Kria KV260 board☆72Updated 4 years ago
- PYNQ support and examples for Kria SOMs☆112Updated last year
- It contains a curated list of awesome RISC-V Resources.☆257Updated 8 months ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆100Updated 5 months ago
- A simple RISC V core for teaching☆195Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆139Updated 5 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆55Updated last week
- Verilog HDL files☆153Updated last year
- Opensource DDR3 Controller☆383Updated 3 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆312Updated 6 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆142Updated this week
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year