0BAB1 / BRH_TutorialsLinks
[BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.
☆65Updated 4 months ago
Alternatives and similar repositories for BRH_Tutorials
Users that are interested in BRH_Tutorials are comparing it to the libraries listed below
Sorting:
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆155Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- ☆110Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆124Updated 10 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆92Updated 5 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆143Updated 5 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆435Updated last week
- Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…☆269Updated 2 weeks ago
- ☆359Updated 2 years ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆275Updated 7 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆115Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated last month
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆126Updated last month
- Verilog HDL files☆159Updated last year
- A simple implementation of a UART modem in Verilog.☆164Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆186Updated last month
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆111Updated last year
- ☆73Updated last year
- Opensource DDR3 Controller☆392Updated 5 months ago
- Communication framework for RTL simulation and emulation.☆303Updated last week
- PYNQ support and examples for Kria SOMs☆117Updated last year
- FPGA Design of a Neural Network for Color Detection☆78Updated 9 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆453Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated 11 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- Temporary repo to gather information about the Kria KV260 board☆73Updated 4 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆65Updated 2 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago