0BAB1 / BRH_TutorialsLinks
[BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.
☆60Updated last month
Alternatives and similar repositories for BRH_Tutorials
Users that are interested in BRH_Tutorials are comparing it to the libraries listed below
Sorting:
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆404Updated this week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆143Updated 4 years ago
- ☆99Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆80Updated 2 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆111Updated 9 years ago
- Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…☆216Updated 2 weeks ago
- It contains a curated list of awesome RISC-V Resources.☆248Updated 7 months ago
- Opensource DDR3 Controller☆381Updated 2 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆119Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- A simple implementation of a UART modem in Verilog.☆153Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆308Updated 4 months ago
- ☆72Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆264Updated 3 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- Communication framework for RTL simulation and emulation.☆293Updated 2 weeks ago
- ☆339Updated 2 years ago
- 10Gb Ethernet Switch☆228Updated 4 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆96Updated 4 months ago
- Verilog HDL files☆149Updated last year
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆214Updated 2 months ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆260Updated 4 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 6 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆139Updated 3 months ago
- 📦 Prebuilt RISC-V GCC toolchains for x64 Linux.☆104Updated 6 months ago