Rutgers-FPGA-Projects / Camera-Tracking
Our project is the system that enables a moving camera to track a moving object in real time. We plan on doing this by having a camera mounted to a swivel using two servo motors to allow for the camera’s direction to be controlled. The camera data will be read into the FPGA board and some basic object recognition algorithm will be used to iden…
☆34Updated 11 years ago
Alternatives and similar repositories for Camera-Tracking:
Users that are interested in Camera-Tracking are comparing it to the libraries listed below
- ECE563 Final Project - FPGA based camera tracking☆17Updated 11 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆31Updated 7 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- ☆17Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- Gaussian noise generator Verilog IP core☆30Updated last year
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆69Updated 2 years ago
- ☆30Updated 5 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆53Updated last month
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- Zynq Workshop for Beginners☆28Updated 9 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- 2021 Xilinx China Winter Camp☆12Updated 4 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago