zhajio1988 / wavedromLinks
Digital timing diagram rendering engine
☆63Updated 7 years ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below
Sorting:
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 3 weeks ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆144Updated 5 years ago
- 使用 VSCode 舒适地开发 Verilog☆35Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆166Updated last year
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆71Updated 2 years ago
- ☆151Updated 3 weeks ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- ☆227Updated 4 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆93Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- VSCode extension for enhancing verilog☆25Updated last year
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆85Updated 10 years ago
- ☆65Updated 5 years ago
- OpenXuantie - OpenE902 Core☆161Updated last year
- ☆64Updated 10 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆145Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆97Updated last year
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 在vscode上的数字设计开发插件☆388Updated 2 years ago
- Devotes to open source FPGA☆28Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- ☆141Updated 10 years ago
- CRC Theory and Implement. explain initial value of CRC☆16Updated 4 years ago
- ☆39Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago