zhajio1988 / wavedromLinks
Digital timing diagram rendering engine
☆63Updated 7 years ago
Alternatives and similar repositories for wavedrom
Users that are interested in wavedrom are comparing it to the libraries listed below
Sorting:
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- ☆143Updated 4 years ago
- ☆64Updated 6 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- 在vscode上的数字设计开发插件☆384Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆160Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆222Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- VSCode extension for enhancing verilog☆25Updated last year
- 使用 VSCode 舒适地开发 Verilog☆34Updated 5 years ago
- ☆65Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆222Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- ☆148Updated 3 weeks ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- 国产VU13P加速卡资料☆76Updated 4 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated last week
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- ☆137Updated 10 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Updated 12 years ago